期刊文献+

硅基高压电容器的制作方法

Manufacturing Method for Silicon-based High-voltage Capacitors
在线阅读 下载PDF
导出
摘要 基于微电子机械系统(MEMS)工艺,给出一种硅基高压电容器结构及工艺制作方法。设计得到了容值为2 nF、芯片尺寸为2 mm×2 mm×0.3 mm的硅基电容器。研究了制作该结构的工艺方案,解决了工艺过程中的关键技术,并给出了工艺结果。最终,实现了硅基高压电容器结构的工艺制作和测试。测试结果表明,获得的高压电容器的容值与设计值基本一致,击穿电压可以达到280 V,验证了工艺路线的可行性。 Based on micro electromechanical systems (MEMS) technology,a silicon-based high-voltage capacitor structure and manufacturing method are proposed.A silicon-based capacitor with a capacitance of 2 nF and a chip size of 2 mm x 2 mm x 0.3 mm is designed.The process plan for producing this structure is studied,the key technologies in the process are solved,and the process results are provided.Finally,the process production and testing of silicon-based high-voltage capacitor structures are achieved.The test results show that the capacitance value of the obtained high-voltage capacitor is basically consistent with the design value,and the breakdown voltage can reach 280 V,verifying the feasibility of the process route.
作者 杨志 董春晖 王敏 王敬轩 商庆杰 付兴中 张力江 YANG Zhi;DONG Chunhui;WANG Min;WANG Jingxuan;SHANG Qingjie;FU Xingzhong;ZHANG Lijiang(The 13th Research Institute of CETC,Shijiazhuang 050051,China)
出处 《电子工艺技术》 2024年第6期19-21,共3页 Electronics Process Technology
关键词 硅基电容器 微电子机械系统(MEMS) 高压 TSV技术 silicon-based capacitor micro-electro-mechanical-system(mems) high-voltage TSV technology
作者简介 杨志(1985-),男,硕士,工程师,主要从事射频微机械器件工艺的研究工作。
  • 相关文献

参考文献4

二级参考文献31

  • 1任子西.MEMS技术将会为战术导弹带来一场革命[J].战术导弹技术,2010(1):1-8. 被引量:9
  • 2胡明朗,魏瑞轩,邹凌云.微型飞行器的仿生感知与控制[J].传感器与微系统,2007,26(5):8-11. 被引量:4
  • 3SATOSHI K,YO T,TOSHIO S,et al.A study on broad-band switching noise reduction by embedding high-density thin-film capacitor in a laminate package[C]//Proceedings of 2008 Electrical Design of Advanced Packaging and Systems Symposium.Seoul,Korea(South),2008:73-76.
  • 4SMITH L D,ANDERSON R E,FOREHAND D W,et al.Power distribution system design methodology and capacitor selection for modern CMOS technology[J].IEEE Transac.tions on Advanced Packaging,1999,22(3):284-291.
  • 5DREWNIAK J F J L,KNIGHTEN J L,SMITH N W,et al.Quantifying SMT decoupling capacitor placement in DC power-bus design for muhi-layer PCB[J].IEEE Trans on Electromagnetic Compatibility,2001,43(4):588-599.
  • 6MUTHANA P,SRINIVASAN K,ENGIN A E,et al.Im-provement in noise suppression for I/O circuits using embedded planer capacitors[J].IEEE Trans on Advanced Packaging.2008,31(2):234-245.
  • 7KIM H,PARK H,JEONG Y,et al.High Dielectric con-atant thin film embedded capacitor for suppression of simuha-neous switching noise and radiated emissions[C]//Procee-dings of International Symposium on Electromagnetic Compati-bility.Silicon Valley,USA,2004,2:588-591.
  • 8ROOZEBOOM F,KEMMEREN A,VERHOEVEN J,et al.Passive and heterogeneous integration towards a Si-based sys-tem-in-package concept[J],Thin Solid Films,2006,504(112):391-396.
  • 9FAROOQ M G.Interposer capacitor built on silicon wafer and joined to a ceramic substrate:US,6791133[P].2004-09-14.
  • 10RANGANATHAN N.EBIN L,LINN L,et al.Integration of high aspect ratio tapered silicon via for silicon carrier fabri-cation[J].IEEE Transactions on Advanced Packaging,2009.32(1):62-71.

共引文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部