期刊文献+

VDMOS横向变掺杂终端的优化与设计 被引量:4

Optimization and design of variable lateral doping termination for VDMOS
在线阅读 下载PDF
导出
摘要 击穿电压是垂直双扩散场效应晶体管(VDMOS)最重要的参数之一,器件的耐压能力主要由终端决定,终端区耗尽层边界的曲率半径制约了击穿电压的提升。横向变掺杂(Variable Lateral Doping)技术是调整深阱杂质的注入开窗和掩膜间距,在终端形成一个渐变的P型轻掺杂区,使反向偏压下终端区耗尽层边界的曲率半径变大。通过计算机仿真软件Sentaurus TCAD设计了一种650 V横向变掺杂结构终端。仿真结果表明,横向变掺杂结构终端可以有效缩小芯片面积和提高击穿电压,横向变掺杂结构终端的反向击穿电压为700 V,终端长度为118μm。与有相同击穿电压的场限环结构终端相比,其终端长度减小了25. 8%。此外,工艺设计复杂,但设计方法可以作为实际制造的参考。 The breakdown voltage is one of the most important parameters of the vertical double diffusion power MOS(VDMOS).The withstand voltage of the device is mainly determined by the terminal.However,radius of curvature at the edges of the depletion layer has important effect on breakdown voltage of VDMOS device.The variable lateral doping technology only needs to adjust the implantation window and mask spacing.P-type lightly doped region is formed in the termination.Radius of curvature at the edges of the depletion layer is increased on the reverse bias voltage.A 650 V variable lateral doping structure terminal was designed by computer simulation software Sentaurus TCAD.The simulation results show that the variable lateral doping structure can decrease the terminal area and improve the breakdown voltage.Its breakdown voltage is 700 V and termination length is 118μm.Compared with the field limiting ring terminal structure of VDMOS with the same breakdown voltage,the terminal length of the variable lateral doping structure is reduced by 25.8%.Besides,the process design is complex,but this design method can provide a theoretical guidance for the actual production.
作者 赵磊 冯全源 ZHAO Lei;FENG Quanyuan(Institute of Microelectronics,Southwest Jiaotong University,Chengdu 611756,China)
出处 《电子元件与材料》 CAS CSCD 北大核心 2018年第9期53-56,共4页 Electronic Components And Materials
基金 国家自然科学基金重点项目(61531016) 四川省科技支撑计划重点项目(2017GZ0110)
关键词 垂直双扩散场效应晶体管(VDMOS) 场限环 横向变掺杂 击穿电压 终端 功率器件 vertical double diffusion power MOS(VDMOS) field limiting ring variable lateral doping breakdown voltage termination power device
作者简介 赵磊(1994-),男,四川苍溪人,研究生,主要从事大功率器件的研究与设计;通讯作者:冯全源(1963-),男,江西景德镇人,教授,博士,主要从事功率半导体、集成电路设计.
  • 相关文献

参考文献6

二级参考文献78

  • 1项骏,林争辉.600伏高压LDMOS的实现[J].微电子学与计算机,2004,21(11):149-152. 被引量:7
  • 2万积庆,陈迪平.场限环与场板复合结构浅平面结高压器件设计[J].微细加工技术,1996(2):49-53. 被引量:7
  • 3遇寒,沈克强.功率半导体器件的场限环研究[J].电子器件,2007,30(1):210-214. 被引量:7
  • 4Vellvehi M,Flores D,et al.Design and Optimization of Suitable Edge Termination for 6.5 kV IGBTs[J].Microelectronics Journal,2002,33:765-769.
  • 5Chanho Park,Jinmyung Kim,et al.Deep Trench Terminations Using ICP RIE for Ideal Breakdown Voltages[C]// ISPSD 2003,April 14-17,Cambridge,UK:199-202.
  • 6Zitouni M,Morancho F,et al.A New Devices for Smart Power Inergrated Circuits:the Trench Lateral DMOSFET[C]// Proc.International Semiconductor Conference CAS 1998:137-140.
  • 7Dragomirescu D,Charitat G,et al.Novel Concept for High Voltage Junction Termination Tecniques Using Very Deep Trenches[C]//Proceedings of the International Semiconductor Conference,1999,v1:67-70.
  • 8Daniela Dragomirescu,Georges Charitat.Trench Termination Technique with vertical JTE for 6 kV Devices[C]//Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting,2000:86-89.
  • 9Qu Zhijun.Termination Structure for Superjunction Device[P].US-Patent 6,622,122 B2.
  • 10Onishi Y,Iwamoto S,et al.24 mΩ·cm-2 680 V Silicon Superjunction MOSFET[C]//Proceedings of 2002 International Symposium on Power Semiconductor Devices & ICs:241-244.

共引文献28

同被引文献24

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部