期刊文献+

180nm CMOS工艺下SEL敏感性关键影响因素 被引量:6

Key Factors of Single Event Latch-up in 180nm CMOS Technologies
在线阅读 下载PDF
导出
摘要 研究了影响SEL敏感性的关键因素。针对180nm体硅工艺,基于校准的CMOS反相器器件模型,使用器件模拟的方法,研究了粒子入射位置、温度、阱/衬底接触位置、NMOS与PMOS间距等因素对SEL敏感性的影响。模拟和分析表明,CMOS电路不同位置的闩锁响应差别很大,找出了电路发生闩锁的敏感区域,得出了温度、阱/衬底接触的位置、NMOS与PMOS间距等因素与SEL敏感性之间的关系,并从理论上进行了解释,总结了降低单粒子闩锁效应的有效方法,研究结果能为深亚微米体硅工艺下的抗SEL加固设计提供有效的指导。 The key factors that affect Single Event Latch-up sensitivity were investigated. In view of 180nm bulk technology, based on calibrated CMOS inverter model, TCAD method was adopted to study the effects of particle incident position, temperature, and well / substrate contact position, NMOS and PMOS spacing and other factors on SEL sensitivity. Simulation and analysis shows that, SEL response varies greatly at different nodes, and the study identified the sensitive nodes of the CMOS inverter of SEL occurrence, and explored the relationship between temperature, well / substrate contact position, NMOS and PMOS drain distance and LET threshold when SEL occurred, then analyzed theoretically and summarized the reinforcement for reducing SEL sensitivity. The results can provide effective guidance to the anti-SEL design.
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2011年第3期72-76,共5页 Journal of National University of Defense Technology
基金 国家自然科学基金资助项目(60836004 61006070) 高等学校博士点基金资助项目(20104307120006)
关键词 单粒子闩锁 器件模拟 设计加固 single event latch-up TCAD reinforcement by design
作者简介 秦军瑞(1985一),男,博士生。
  • 相关文献

参考文献15

  • 1Kolasinski W A, Blake J B, Anthony J K, et al. Simulation of Cosmic Ray Induced Soft Errors and Latch-up in Integrated Circuit Computer Menories[J]. IEEE Transactions on Nuclear Science, 1979,26(6) :5087 - 5091.
  • 2Kinoshito K, KldnerC T, Johnson , sm E D. Radition Irdnced Regenration 31no.Jgh the P-N Juncfim in Mondlithic Ic's[J]. IEFE. Trmsacfia-\,Sclence, 1965,12: 83-90.
  • 3J F, Pdl R A. Radiation Iraegraed Circuit Latchup[J]. IEEE Transactions on Nudear Science, 1969, 16: 6- 103.
  • 4Dmnday W J, Seidle A J, Lelpold W J. Tmnsiera Radiation of Complementary Synmmetry MOS Integated Circuits[J]. IEEE Transsctions on Nuelear S6enoe, 1969, 16: 114-119.
  • 5Nichols D K, Price W E, Shoga M A, et al. Discovery of Heavyion hdueed Iatehup in CMOS/Epi Devices[J]. IEEE Transactions on Nuclear Science, 1986, 33: 1696- 1701.
  • 6Seitchik J A, Chatterjee A, Yang P. An Analytic Model of Holding Voltage for Latch-up in Epitaxial CMOS[J]. IEEE Electron Device Letters, 1987, 8: 57-159.
  • 7Petersen E L. 1he P,Relationship af Protm and Heavy Ion Thresholds[J]. IEEE. Tnamactions an Ntr, lear Sdeme, 19)2, 39:1830-1604.
  • 8McNulty P J, Abdel-Kader W G. Simple Model for Proton-induced Latch-up[J]. IEEE Transactions on Nuclear Science, 1993, 40: 1947 - 1951.
  • 9Ievirmon J, Bm,'ak J, Zentnea" A, etal. On the Angular Irdtmo:l Everas and Collecllon[J]. IEEE. Transactions on NtmJem" Scienoe, 1994, 41: 2098-2102.
  • 10ScAnvank J R, Slaaneyflt M R, Baggio J, etal. Effecta Angle of Incidence on Proton and Neut.-induced Sngte-evmt tatchup[J]. IEEE. Transactions on Nuclear Science, 2006, 53: 3122-3131.

同被引文献40

引证文献6

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部