期刊文献+

基于硅基集成工艺的基板堆叠传输结构设计

Design of Substrate Stacked Transmission Structure Based on Silicon⁃Based Integrated Process
在线阅读 下载PDF
导出
摘要 随着电子产品向小型化、轻量化方向发展,堆叠基板的垂直互连成为高密度电路集成的关键技术。垂直互连结构会影响跨层传输的信号质量,进而影响电路的射频性能。基于该互连结构的主要传输原理,采用多层硅基板进行堆叠,通过焊球实现上下层的信号传输,利用HFSS仿真软件建立垂直互连结构模型,分析了关键结构参数对传输性能的影响。仿真结果表明优化后的垂直互连结构在DC~20 GHz的频段内回波损耗优于15 dB,传输损耗优于0.5 dB,能够实现良好的微波传输性能。 With the development of electronic products towards miniaturization and lightweight,vertical interconnection of stacked substrates has become the key technology for high density circuit integration.The vertical interconnection structure may affect the quality of the signal transmitted across layers and thus the RF performance of the circuit.Based on the main transmission principle of the interconnection structure,multiple layers of silicon substrate were stacked,and the signal transmission from the bottom layer to the top layer was realized by solder balls.A vertical interconnection structure model was established by HFSS simulation software,and the influence of key structure parameters on transmission performance was analyzed.The simulation results show that the optimized vertical interconnection structure has a return loss of better than 15 dB and a transmission loss of better than 0.5 dB in DC-20 GHz,which can achieve good microwave transmission performance.
作者 刘慧滢 焦晓亮 王江 高艳红 岳超 岳琦 Liu Huiying;Jiao Xiaoliang;Wang Jiang;Gao Yanhong;Yue Chao;Yue Qi(Beijing Huahang Radio Measurement Institute,Beijing 102400,China;The 13 th Research Institute,CETC,Shijiazhuang 050051,China)
出处 《半导体技术》 CAS 北大核心 2023年第6期532-537,共6页 Semiconductor Technology
关键词 宽频带 垂直传输结构 类同轴结构 模型仿真 硅基板 wideband vertical transmission structure quasi⁃coaxial structure model simulation silicon substrate
作者简介 刘慧滢(1998-),女,辽宁大连人,硕士,研究方向为通信与信息系统;焦晓亮(1963-),男,黑龙江哈尔滨人,硕士,研究员,研究方向为雷达系统。
  • 相关文献

参考文献8

二级参考文献73

  • 1MOTOYOSHI M.Through-silicon via(TSV)[J].Proc IEEE,2009,97(1):43-48.
  • 2CHUA T T,HO S W,LI H Y,et al.3D interconnection processdevelopment and integration with low stress TSV[C]//60th ElectronicComponents and Technology Conference.Las Vegas,USA:IEEE,2010.
  • 3CHUNG K W,SHI H S,LU S T,et al.3D stacking DRAM using TSVtechnology and microbump interconnect[C]//InternationalMicrosystems Packaging Assembly and Circuits Technology Conference.Taipei,Taiwan:IEEE,2010.
  • 4XU G W,YAN P L,XIAO C,et al.Wafer-level chip-to-wafer(C2W)integration of high-sensitivity MEMS and ICs[C]//12th InternationalConference on Electronic Packaging Technology&High DensityPackaging.Shanghai,China:[s.n.],2011.
  • 5SAKUMA K,ANDRY P S,TSANG C K,et al.3D chip-stackingtechnology with through-silicon via and low-volume lead freeinterconnections[J].IBM J Res Dev,2008,52(6):611-622.
  • 6CHENG T Y,WANG C D,CHIOU Y P,et al.A new macro-n model forthrough-silicon vias on 3-D IC using conformal mapping method[J].IEEE Microwave Wireless Compon Lett,2012,22(6):303-305.
  • 7QIAN L B,ZHU Z M,YANG Y T.Through-silicon-via insertion forperformance optimization in three-dimensional integrated circuits[J].Microelectron J,2012,43(2):128-133.
  • 8YOON K,KIM G,LEE W,et al.Modeling and analysis of couplingbetween TSVs,metal,and RDL interconnects in TSV-based 3D IC withsilicon interposer[C]//11th Electronics Packaging TechnologyConference.Singapore:IEEE,2009.
  • 9CASSID Y C,KRAFT J,CARNIELLO S,et al.Through silicon viareliability[J].Trans Device Mater Res,2012,12(2):285-295.
  • 10LADANI L J.Numerical analysis of thermo-mechanical reliability ofthrough silicon vias(TSVs)and solder interconnects in 3-dimensionalintegrated circuits[J].Microelectron Eng,2010,87(2):208-215.

共引文献30

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部