1Daniel Blass, Antonio Prats, Peter Borgesen, and Pericles Kondos." Flip Chip Assembly Manual [c]Area Array Consortium 2005, Surface Mount Technology Laboratory ,Universal Instrumen ts Corporation, Binghamton, New York 13902.
2Daniel Blass, Antonio Prats, Peter Borgesen, and Pericles Kondos. Flip Chip Underfill Process Manual:2005 [c] Area Array Consortium 2005, Surface Mount Technology Laboratory, Universal Instruments Corporation, Binghamton, New York 13902.
3Daniel Blass, Antonio Prats.Reflow Encapsu lant/No-Flow Underfill Manuak 2005 [C].Area Arra Consortium 2005, Surface Mount Technology Laboratory, Universal Instruments Corporation, Binghamton, New York 13902.
4Peter Borgesen, Sanjay Sharma, Subhash C. Sarin. Flip Chip Placement Yields [C].DCA/CSP Con sortium 1997, Surface Mount Technology Labo ratory, Universal Instruments Corporation, Bing hamton, New York 13902.
5Daniel Blass. Flip Chip on Flex [C].Area Array Consortium 2003, Surface Mount Technology Laboratory, Universal Instruments Corporation, Binghamton, New York 13902.
7CHUA T T,HO S W,LI H Y,et al.3D interconnection processdevelopment and integration with low stress TSV[C]//60th ElectronicComponents and Technology Conference.Las Vegas,USA:IEEE,2010.
8CHUNG K W,SHI H S,LU S T,et al.3D stacking DRAM using TSVtechnology and microbump interconnect[C]//InternationalMicrosystems Packaging Assembly and Circuits Technology Conference.Taipei,Taiwan:IEEE,2010.
9XU G W,YAN P L,XIAO C,et al.Wafer-level chip-to-wafer(C2W)integration of high-sensitivity MEMS and ICs[C]//12th InternationalConference on Electronic Packaging Technology&High DensityPackaging.Shanghai,China:[s.n.],2011.
10SAKUMA K,ANDRY P S,TSANG C K,et al.3D chip-stackingtechnology with through-silicon via and low-volume lead freeinterconnections[J].IBM J Res Dev,2008,52(6):611-622.
