期刊文献+

基于FPGA的LVDS高清数字图像传输系统设计 被引量:2

Design of LVDS high definition digital image transmission system based on FPGA
在线阅读 下载PDF
导出
摘要 随着高清显示技术的快速发展,高清数字图像传输要求越来越高。通过对高速传输接口LVDS研究分析,搭建一个以LVDS+FPGA的高清数字图像传输系统,完成了高清数字图像传输系统软硬件平台设计。系统可接收外部图像数据,通过QuartusⅡ软件开发平台进行逻辑设计,将接收的图像数据缓存,然后根据显示设备的时序要求及LVDS发送模块数据发送要求对图像数据进行处理,最后通过LVDS发送模块将图像数据输出显示。系统结构设计简单,采用模块化设计可移植性好,可推广应用于消费电子及通信设备等领域。 With the rapid development of high-definition display technology,high-definition digital image transmission requirements are become higher and higher. In this paper,a LVDS + FPGA high-definition digital image transmission system was built through the research and analysis of high-speed transmission interface LVDS,and the high-definition digital image transmission system hardware platform was completed. System can receive external image data through the external interface,and logic design through the Quartus II software development platform. Firstly,the received image data cache,the display device timing requirements,and LVDS data transmission rules to carry on processing to the image data. Finally,transmitter would display output image data through LVDS.
出处 《南昌大学学报(工科版)》 CAS 2016年第4期381-385,共5页 Journal of Nanchang University(Engineering & Technology)
基金 国家自然科学基金资助项目(61263045 51265034) 科技部创新基金资助项目(13C26213603102) 江西省科技支撑计划资助项目(20151BBE50091)
关键词 LVDS 图像传输 高清显示 时序分析 LVDS image transmission high definition display timing analysis
作者简介 陈东(1992-),男,硕士生; 通信作者:梁发云(1970-),男,副教授,博士,liangfaYun@ncu.edu.cn。
  • 相关文献

参考文献3

二级参考文献25

  • 1狄国伟,王福源.VHDL语言电路优化设计的方法浅析[J].自动化与仪器仪表,2006(1):69-71. 被引量:4
  • 2韦俊伟.在FPGA中实现源同步LVDS接收正确字对齐[J/OL].(2009-02-01)[2011-7-17].http://www.ed-china.com.
  • 3Altera. LVDS SERDES Transmitter/Receiver (ALTLVDS_ RX/TX) Megafunction User Guide [M]. USA MA: Ahera,2010.
  • 4李家星.嵌入式系统和FPGA的总线控制器的设计实现[J].微计算机信息,2007(01Z):242-243. 被引量:7
  • 5Electrical Characteristics of LowVohage Differential Signaling (LVDS) Interface Circuits[ S]. ANSI/TIA/EIA - 644 - A - 2001 ,TR - 30.2. March 1996.
  • 6Xilinx. Virtex -5 User Guide [ Z ]. America: Xilinx Inc, 2007.
  • 7Greg Burton. 16 - Channel DDR LVDS Interface with Per- Channel Alignment [ Z ]. America- Xilinx Inc, 2006.
  • 8John F Snow. Efficient 8X Oversampling Asynchronous Serial Data Recovery Using IDELAY [ Z ]. America: Xilinx Inc, 2007.
  • 9IKEGAMI K, ABE K, NOMURA K. Designing nonvola- tile reconfigurable switch-based FPGA through overall circuit performance evaluation[J]. 2012 IEEE 26th In- ternational Parallel and Distributed Processing Symposi- um Workshops & PhD Forum (IPDPSW) :213 -220.
  • 10BAUTISTA J,ALVARA N, DO-NAVA O,et al. A math- ematical co-processor of modular arithmetic based on a FPGA[ J]. Technologies Applied to Electronics Teach- ing (TAEE) ,2012:32-37.

共引文献152

同被引文献20

引证文献2

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部