期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于伯努利分布的逻辑电路可靠度计算方法 被引量：2

Reliability Calculation Method of Logical Circuit Based on Bernoulli Distribution
在线阅读 下载PDF
导出
摘要 在深亚微米及纳米级集成电路设计过程中,电路的可靠性评估是非常重要的一个环节.本文提出了一种利用概率统计模型计算逻辑电路可靠度的方法,将电路中的每个逻辑门是否正常输出看作一次随机事件,则发生故障的逻辑门数为某个特定值的概率服从伯努利分布;再利用实验统计单个逻辑门出错时电路的逻辑屏蔽特性,根据此方法计算出ISCAS’85和ISCAS’89基准电路可靠度的一个特定范围.理论分析和实验结果表明所提方法是准确和有效的. Reliability estimation of logical circuit is becoming an important feature in the design process of deep submicron and nanoscale systems. In this paper,a reliability calculation method of logical circuit based on probability statistical model is proposed. Based on this model,the correctness of every logic gate is regarded as random event and obeying Bernoulli distribution.M eanwhile,simulation experimental results are given to analyze the logical masking properties of the circuit when only one gate set as faulty. To validate the proposed methodology we have studied the reliability range of ISCAS＇85 and ISCAS ＇89benchmark circuits. Theoretical analysis and experimental results showour method is accurate and efficient.
作者 蔡烁 邝继顺 刘铁桥 凌纯清 尤志强
机构地区 湖南大学信息科学与工程学院 长沙理工大学计算机与通信工程学院 杭州电子科技大学管理学院
出处 《电子学报》 EI CAS CSCD 北大核心 2015年第11期2292-2297,共6页 Acta Electronica Sinica
基金 国家自然科学基金(No.61303042 No.60773207 No.61472123) 湖南省教育厅科研基金(No.14C0028)
关键词 软错误 可靠度 概率统计模型 逻辑屏蔽 伯努利分布 soft error reliability probabilistic statistical model logic mask Bernoulli distribution
分类号 TN406 [电子电信—微电子学与固体电子学]
作者简介 蔡烁 男，1982年生于湖南南县，湖南大学信息科学与工程学院博士研究生，长沙理工大学计算机与通信工程学院讲师．研究方向为数字电路测试、容错计算．E-mail：csustcs4002@163．com 邝继顺 男，1959年生于湖南永兴，湖南大学信息科学与工程学院教授，博士生导师．研究方向为集成电路测试与设计、容错计算、嵌入式系统．
  • 相关文献

参考文献14

  • 1Krishnaswamy S,Viamontes G F,Markov I L,et al.Accurate reliability evaluation and enhancement via probabilistic transfer matrices. Proceedings of Design,Automation and Test in Europe Conference and Exhibition,Munich[C]. New York:ACM Society,2005.282-287.
  • 2王真,江建慧,沈君华,史哲文.基于概率转移矩阵的电路可靠性并行计算方法[J].小型微型计算机系统,2008,29(2):357-360. 被引量：5
  • 3王真,江建慧.基于概率转移矩阵的串行电路可靠度计算方法[J].电子学报,2009,37(2):241-247. 被引量：18
  • 4Jie Xiao,Jianhui Jiang,Xuguang Zhu,et al.A method of gate-level circuit reliability estimation based on iterative PTM model. Proceedings of the 2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing[C]. Pasadena,California,USA:IEEE Computer Society,2011.276-277.
  • 5肖杰,江建慧,朱旭光.一种基于迭代PTM模型的电路可靠性评估方法[J].计算机学报,2014,37(7):1508-1520. 被引量：4
  • 6Franco DT,Vasconcelos MC,et al.Reliability analysis of logic circuits based on signal probability. 15th IEEE International Conference on Electronics,Circuits and Systems[C]. St Julien's,Malta:IEEE Computer Society,2008.670-673.
  • 7Franco DT,Vasconcelos MC,Naviner L,et al.Reliability of logic circuits under multiple simultaneous faults. 51st Midwest Symposium on Circuits and Systems[C]. Knoxville,TN:IEEE Computer Society,2008.265-268.
  • 8J Torras Flaquer,J M Daveau,et al.Fast reliability analysis of combinatorial logic circuits using conditional probabilities[J]. Microelectronics Reliability,2010,50(9):1215-1218.
  • 9蔡烁,邝继顺,刘铁桥,周颖波.一种高效的门级电路可靠度估算方法[J].电子与信息学报,2013,35(5):1262-1266. 被引量：6
  • 10Singh N S S,Hamid N H,Asirvadam V S,et al.Evaluation of circuit reliability based on distribution of different signal input patterns. 8th IEEE International Colloquium on Signal Processing and Its Applications[C]. Melaka,Malaysia:IEEE Computer Society,2012:5-9.

二级参考文献54

  • 1赵天绪,段旭朝,郝跃.集成电路互连线寿命的工艺缺陷影响分析[J].计算机学报,2006,29(2):227-232. 被引量：7
  • 2Kim J S, Nicopoulos C, Vijakrishnan N, et al. A probabilistic model for soft-error rate estimation in combinational logic[A]. Proc. of the 1 st Int' l Workshop on Probabilistic Analysis Techniques for Real Time and Embedded Systems, Pisa[C]. New York: Elsevier, 2034.25 - 31.
  • 3Asadi G, Tahoori M B. An analytical approach for soft error rate estimation in digital circuits[ A]. IEEE Int. Symp. on Circuits and Systems, Kobe [ C ]. Hoboken: John Wiley & Sons, 2005.2991 - 2994.
  • 4Krishnaswamy S, Viamontes G F, Markov I L, et al. Accurate reliability evaluation and enhancement via probabilistic transfer matrices[A]. Proc. of the Design, Automation and Test in Europe Conference and Exhibition, Munich[C ]. New York: ACM Society, 2005.282 - 287.
  • 5Parker K P and McCluskey E J. Probabilistic treatment of general combinational networks [J]. IEEE Trans on Computers, 1975,24(6) :668 - 670.
  • 6Parker K P and McCluskey E J. Analysis of logic circuits with faults using input signal probabilities[ J]. IEEE Trans on Computers, 1975,24(5) : 573 - 578.
  • 7Ogus R C. The probability of a correct output from a combinational circuit [ J ]. IEEE Trails on Computers, 1975,24 (5) : 534 - 544.
  • 8Zarandi H R, Miremadi S G, Ejlali A R. Dependability Analysis Using a Fault Injection Tool Based on Synthesizability of HDL Models[ A]. Proc. of the 18th IEEE Int'l Symp. on Defect and Fault-Tolerance in VLSI Systems, Boston[ C]. Washington De: IEEE Computer Society,2003.485 - 492.
  • 9Leveugle R., Cimonnet:D. ,Ammari A. System-Level Dependability Analysis with RT-Level Fault Injection Accuracy[ A]. 19th IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, Cannes, France, 2004 [ C ]. Los Alamitos, California: IEEE Computer Society,2004.451 - 458.
  • 10Koren I. Signal reliability of combinational and sequential circuits[A].Proc.of the 7th Int'l Symp. on Fault-Tolerant Computing,Los Angeles[C]. Washington DC: IEEE Computer Society, 1977.162 - 167.

共引文献30

同被引文献8

引证文献2

二级引证文献2

电子学报
2015年 第11期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
关于我们 | 版权声明 | 联系我们 | 帮助中心| 意见反馈
主办单位：上海市教育委员会
技术支持：重庆维普资讯有限公司
渝公网安备 50019002500403号
使用帮助 返回顶部