期刊文献+

一种用于测试数据压缩的改进型EFDR编码方法 被引量:9

Improved EFDR code method for test data compression
在线阅读 下载PDF
导出
摘要 针对集成电路测试中测试数据量过大的问题,提出一种改进型EFDR编码压缩方法。该方法保留了原EFDR编码中可同时对0游程和1游程编码的优点,同时将相邻组别游程的编码长度之差缩减为1位,使游程的编码长度更符合游程在实际测试数据中的出现频率,提高了编码效率。在解码方面,编码后的码字经过简单的数学运算即可恢复得到原测试数据的游程长度,因此解码电路具有较小的硬件开销。实验结果表明,本方法的平均压缩率为68.01%,在保持较小硬件解码开销的同时,具有较高的测试数据压缩率。 Focused on the issue that the data size of IC test data is too large,an improved EFDR(extended frequency-directed run-iength) code compression method is presented in this paper.The method retains the merit of EFDR code,which could encode both runs of 0 s and runs of 1 s in test data stream.At the same time,the difference of runs coding length between adjacent groups is reduced to 1 bit,which could make the runs coding length more in line with the runs frequency in actual test data and improve the compression ratio.For the decompression,according to the size of the codeword,we could get the run length of the original test data with a simple mathematical operation.Thus,the decompression circuit can keep in a low hardware cost level.The experimental result shows that the average compression rate of the proposed scheme can achieve 68.01%.With a lower hardware cost,the scheme can get a higher compression ratio.
出处 《电子测量与仪器学报》 CSCD 北大核心 2015年第10期1464-1471,共8页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61472123)资助项目
关键词 测试数据压缩 EFDR编码 改进型EFDR编码 解码 test data compression EFDR code improved EFDR code decode
作者简介 邝继顺,1959年出生,博士研究生,湖南大学信息科学与工程学院教授,博士生导师。主要研究方向为SOC测试与设计。E-mail:jshkuang@hotmail.com周颖波,1984年出生,湖南大学信息科学与工程学院博士研究生,主要研究方向为集成电路测试数据压缩。E-mail:zhoubobo@163.com蔡烁,1982年出生,博士研究生,讲师,主要研究方向为容错设计。E-mail:csustcs4002@163.com皮霄林,1987年出生,硕士研究生,主要研究方向为集成电路测试数据压缩。E-mail:pixiaolin1987@163.com
  • 相关文献

参考文献17

  • 1MEHTA U S, DASGUPTA K S, EVASHRAYEE N J. Un-length-based test data compression techniques: how far from entropy and power bounds a survey [ J ]. VLSI Design, 2010(1) : 1-9.
  • 2TOUBA N A. Survey of test vector compression tech-niques [ J ]. Design & Test of Computers, 2006, 23(4) : 294-303.
  • 3HUFFMAN D A. A method for the construction of mini- mum redundaney eodes [ J ]. Proeeedings of the IRE, 1952(40) : 1098-1101.
  • 4EL-MALEH A H. Effieient test Compression technique based on block merging [ J ]. IET eompter & Digital Techniques, 2007: 327-335.
  • 5ZHANG L, KUANG J S. Test data compression using selective sparse storage [ J ]. Journal of Eleetronie Tes- ting J, 2011, 27(4) : 565-577.
  • 6ANSHUMAN C, KRISHNENDU C. Frequeney-direeted run-length(FDR) codes with applieation to system-on-a- ehip test data compression [ C ]. In : Proceedings of the 19th IEEE VLSI Test Symposium, Atlantic, 2001: 42-47.
  • 7EL-MALEH A H. Test data compression for system-on- a-chip using extended frequency- directed run-length eode[ J ]. IET Computers & Digital Techniques, 2008 (2) : 155-163.
  • 8欧阳一鸣,邹宝升,梁华国,黄喜娥.基于部分游程翻转的SoC测试数据压缩[J].电子测量与仪器学报,2010,24(1):23-28. 被引量:14
  • 9YE B, ZHAO Q, ZHOU D, et al. Test data compres- sion using alternating variable run-length code [ J ]. IN- TEGRATION, the VLSI journal, 2011 (44) : 103-110.
  • 10梁华国,蒋翠云,罗强.应用对称编码的测试数据压缩解压方法[J].计算机研究与发展,2011,48(12):2391-2399. 被引量:8

二级参考文献105

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2韩茜,罗丰,吴顺君.高速大容量固态存储系统的设计[J].雷达科学与技术,2005,3(2):110-114. 被引量:28
  • 3彭喜元,俞洋.基于变游程编码的测试数据压缩算法[J].电子学报,2007,35(2):197-201. 被引量:33
  • 4K M Butler. Estimating the economic benefits of DFT[ J]. Design & Test of Computers, IEEE, 1999,16(1) : 71 - 79.
  • 5A Jas, N A Touba. Test vector decompression via cyclical scan chains and its application to testing core-based designs[ A]. International Test Conference [ C ]. Washington, DC, USA: IEEE.17 Computer Society, 1998.458 - 464.
  • 6A Chandra, K Chakrabarty. System-on-a-chip test-data compression and decompression architectures based on Golomb codes[J]. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 2001,20(3) :355- 368.
  • 7A Chandra, K Chakrabarty. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression[ A ]. VLSI Test Symposium[ C ]. Washington, DC, USA: IEEE Computer Society,2001.42 - 47.
  • 8A Chandra, K Chakrabarty. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes[J ]. Computers, IEEE Transactions on,2003,52(8) : 1076 - 1088.
  • 9P T Gonciari, B M Al-Hashimi, N Nicolici. Improving compression ratio,area overhead, and test application time for system-on-a-chip test data compression/decompression[ A]. Design, Automation and Test in Europe Conference and Exhibition [C]. Washington, DC, USA: 1F.EE Computer Society, 21302. 604- 611.
  • 10C Girl, B M Rao, S Chattopadhyay. Test data compression by Spilt-VIHC (SVIHC) [ A ]. International Conference on Computing:Theory and Applications[ C]. Washington, DC, USA: IEEE Computer Society, 2007.146 - 150.

共引文献76

同被引文献70

引证文献9

二级引证文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部