期刊文献+

片上网络中基于拥塞感知的自适应路由算法 被引量:4

Adaptive Routing Algorithm Based on Congestion-aware in Network-on-Chip
在线阅读 下载PDF
导出
摘要 针对片上网络中现有XY路由算法延时较高的问题,提出一种新的容错和拥塞感知型自适应路由算法。采用分布式策略将常规的片上网络架构分为多个由本地监测单元控制的区域,每个本地监控单元利用最短路径计算方法检测出最优路径,以避免采用拥塞严重的路由器和故障链路,进而降低延时。为了对不断变化的网络状态做出响应,给出基于ball-string模型的最短路径计算方法,并结合基于分布式区域路由方法实现硬件开销最小化。基于真实Verilog部署的实验结果表明,与传统的XY路由算法和Dy XY自适应路由算法相比,该算法能明显提升网络吞吐量。 Aiming at the disadvantages of existing XY routing algorithms have the higher delay in Network-on-Chip(NoC).In this paper,a new fault-tolerant and congestion-aware adaptive routing algorithm for NoC is proposed.A distributed approach is employed for partitioning of the regular NoC architecture into regions controlled by local monitoring units.Each local monitoring unit runs a shortest path computation procedure to identify the best routing path so that highly congested routers and faulty links are avoided while latency is improved.To dynamically react to continuously changing traffic conditions,a ball-and-string model based shortest path computation method is proposed,which is together with the decentralized region based routing approach,and leads to minimal hardware overhead.Experimental results based on an actual Verilog implementation demonstrate that the proposed adaptive routing algorithm improves significantly the network throughput compared with traditional XY routing and DyXY adaptive algorithms.
作者 孙利 田进华
出处 《计算机工程》 CAS CSCD 北大核心 2015年第8期82-88,共7页 Computer Engineering
基金 河南省科技攻关计划基金资助项目(122102210510) 河南省教育厅科学技术研究基金资助重点项目(14B520036)
关键词 片上网络 自适应路由 ball-string模型 最短路径计算 吞吐量 Network-on-Chip(NoC) adaptive routing ball-string model shortest path computation throughput
作者简介 孙利(1972-),男,副教授、硕士,主研方向:片上网络,故障诊断 田进华,实验师、硕士。
  • 相关文献

参考文献14

  • 1张帅,宋风龙,王栋,刘志勇,范东睿.多核结构片上网络性能-能耗分析及优化方法[J].计算机学报,2013,36(5):988-1003. 被引量:11
  • 2Li Ming, Zeng Qing' an, Jone W B. DyXY : A Proximity Congestion-aware Deadlock-free Dynamic Routing Method for Network on Chip [C ]//Proceedings of the 43rd Annual Design Automation Conference. New York, USA : ACM Press, 2012:849-852.
  • 3Ejlali A, A1-Hashimi B M, Rosinger P, et al. Performability/Energy Tradeoff in Error-control Schemes for On-chip Networks[J ]. IEEE Transactions on Very Laree Scale lnteeration Systems 2010 18( 1 ):1-14.
  • 4葛芬,吴宁,秦小麟,张颖,周芳.基于网络监控器的专用片上网络动态容错路由[J].电子学报,2013,41(11):2135-2143. 被引量:5
  • 5付斌章,韩银和,李华伟,李晓维.面向高可靠片上网络通信的可重构路由算法[J].计算机辅助设计与图形学学报,2011,23(3):448-455. 被引量:25
  • 6韦良芬,刘涛,王勇.面向片上网络缓冲资源争用的路由器设计[J].计算机工程,2014,40(4):71-75. 被引量:4
  • 7Fick D, DeOrio A, Hu Jin, et al. Vicis: A Reliable Network for Unreliable Silicon [ C ]//Proceedings of the 46th Annual Design Automation Conference. New York, USA : ACM Press, 2009 : 812-817.
  • 8Feng Chaochao, Lu Zhonghai, Jantsch A, et al. A Reconfigurable Fault-tolerant Deflection Routing Algorithm Based on Reinforcement Learning for Network-on- Cbip[C]//Proceedings of the 3rd International Workshop on Network on Chip Architectures. New York,USA:ACM Press ,2010 : 11-16.
  • 9Fick D,DeOrio A,Gregory C,et al. A Highly Resilient Routing Algorithm for Fault-tolerant NoCs [ C ]//Pro- ceedings of the Conference on Design, Automation and Test in Europe. Grenoble, France:European Design and Automation Association, 2009 : 21-26.
  • 10Koibuchi M, Matsutani H, Amano H, et al. A Lightweight Fault-tolerant Mechanism for Network-on- Chip[ C]//Proceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chip. Washington D. C.,USA: IEEE Press ,2013 : 13-22.

二级参考文献102

  • 1张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 2Kumar R,Farkas K I,Jouppi N P,et al.Single-ISA heterogeneous multi-core architectures:the potential for processor power reduction[C]//Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture.Los Alamitos:IEEE Computer Society Press,2003:81-92.
  • 3Dally W J,Towles B.Principles and practices of interconnection networks[M].San Francisco:Morgan Kaufmann Publishers,2004:1-2.
  • 4Zhang L,Han Y H,Xu Q,et al.Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology[C]//Proceedings of Design,Automation and Test in Europe Conference & Exhibition.Los Alamitos:IEEE Computer Society Press,2008:891-896.
  • 5Zhang L,Han Y H,Li H W.Fault tolerance mechanism in chip many-core processors[J].Journal of Tsinghua Science and Technology,2007,12(Suppl1):169-174.
  • 6Burger D,Goodman J R.Billion-transistor architectures:there and back again[J].Computer,2004,37(3):22-28.
  • 7Chalasani S,Boppana R V.Fault-tolerance with multimodule routers[C]//Proceedings of the 2nd International Symposium on High-Performance Computer Architecture.Los Alamitos:IEEE Computer Society Press,1996:201-210.
  • 8Linder D H,Harden J C.An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes[J].IEEE Transactions on Computers,1991,40(1):2-12.
  • 9Ho C T,Stockmeyer L.A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers[J].IEEE Transactions on Computers,2004,53(4):427-438.
  • 10Gómez M E,Nordbotten N A,Flich J,et al.A routing methodology for achieving fault tolerance in direct networks[J].IEEE Transactions on Computers,2006,55(4):400-415.

共引文献37

同被引文献20

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部