期刊文献+

基于规则的批处理设备调度方法在半导体晶圆制造系统中应用 被引量:6

Rule-Based Scheduling of Batch Processing Machine Applied to Semiconductor Wafer Fabrication System
在线阅读 下载PDF
导出
摘要 针对半导体炉管区瓶颈设备的批处理调度问题,提出满足工艺约束和设备限制的组批调度算法.在考虑产品动态到达的基础上,根据半导体制造系统大规模、多重入、混合型生产等特征,针对晶圆平均等待时间进行优化,实现多产品、多机台的实时组合派工.仿真实验在一个虚拟的晶圆制造系统上进行.结果表明,该算法在实时派工中对瓶颈设备填充率和利用率显著提升,有效地缩短了产品加工周期. To solve the scheduling problem of batch processing machine in the furnace district of semiconductor wafer fabrication system(SWFS),this paper proposed a scheduling algorithm which satisfies the process constraint and equipment limitations.Considering the dynamic arrival of lots and the SWFS's features of large scale and multiple re-entrant process,the algorithm may realize the real-time combinatory dispatching of multi-product and multi-machine by optimizing average waiting time of lots.The simulation based experiments were executed on a virtual SWFS fab simulation platform,and the result shows that the algorithm can significantly improve the fill rate and the utilization of the bottleneck,thus shorten the cycle time in real-time dispatching.
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2013年第2期230-235,共6页 Journal of Shanghai Jiaotong University
基金 国家自然科学基金(50475027) 国家高技术研究发展计划(863)项目(2006AA04Z128) 国家科技重大专项(2011ZX02501-005)资助项目
关键词 半导体晶圆制造系统 批处理 瓶颈 调度 semiconductor wafer fabrication system(SWFS) batch processing bottleneck scheduling
作者简介 李程(1986-),男,河南省濮阳市人,硕士生,主要从事半导体晶圆制造系统建模、调度与仿真研究. 江志斌(联系人),男,教授,博士生导师,电话(Tel.):021-34206065;E—mail:zbjiang@sjtu.edu.cn.
  • 相关文献

参考文献11

  • 1Hung Y F, Wang Q Z. A new formulation technique for alternative material planning.. An approach for semiconductor bin allocation planning [J]. Comput Ind Eng, 1997, 32(2): 281-297.
  • 2张怀,江志斌,郭乘涛.面向瓶颈的半导体晶圆制造系统派工策略及参数优化[J].上海交通大学学报,2007,41(8):1252-1257. 被引量:10
  • 3Potts C N,Kovalyov M Y. Scheduling with batching:A review[J]. Eur J Oper Res, 2000, 120..228-249.
  • 4Zhou M C, Jeng M D. Modeling, analysis, simula- tion, scheduling, and control of semi-conductor man- ufacturing systems: A petri net approach[J]. IEEE Transactions on Semiconductor Manufacturing, 1998, 11(3) :333-357.
  • 5Mathirajan M, Sivakumar A I. A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor[J]. Int J Adv Manuf Technol, 2006,47 (29) : 990-1001.
  • 6Kumar P R. Re-entrant lines[J]. Queuing Systems, 1993, 13(1):87-110.
  • 7Liu L L, Ng C T, Cheng T C E. Scheduling jobs with agreeable processing times and due dates on a single processing machine [J]. Theoretical Computer Science, 2007, 18(374): 159- 169.
  • 8Van Der Zee D J. Look-ahead strategies for control- ling hatch operations in industry: An overview[C]// Proc of the 2003 Winter Simulation Conf Piscataway. NJ, USA: [s. n. ], 2003: 1480-1487.
  • 9Roger G C, Willie W W. Dynamic batching heuristic for simultaneous processing[J]. IEEE Transactions on Semiconductor Manufacturing, 1991,4 ( 2 ) : 77-82.
  • 10张怀,江志斌,郭乘涛,刘惠然.基于EOPN的晶圆制造系统实时调度仿真平台[J].上海交通大学学报,2006,40(11):1857-1863. 被引量:6

二级参考文献24

  • 1梁静,钱省三,马良.基于双层蚂蚁算法的半导体炉管制程批调度研究[J].系统工程理论与实践,2005,25(12):96-101. 被引量:7
  • 2张怀,江志斌,郭乘涛,刘惠然.基于EOPN的晶圆制造系统实时调度仿真平台[J].上海交通大学学报,2006,40(11):1857-1863. 被引量:6
  • 3Kumar P R. Scheduling semiconductor manufacturing plants [J]. IEEE Control Systems Magazine, 1994, 14(6) : 33-40.
  • 4Blum C. Beam ACO-hybridizing ant colony optimization with beam search: An application to open shop scheduling [J]. Computers & Operations Research, 2005, 32(6):1565-1591.
  • 5Puris A, Bello R, Trujillo Y, et al. Two-stage ACO to solve the job shop scheduling problem [C]// Lecture Notes in Computer Science. Berlin/Heidelberg: Springer, 2008: 447-456.
  • 6Rossi A, Boschi E. A hybrid heuristic to solve the parallel machines job-shop scheduling problem [J]. Advances in Engineering Software, 2009, 40(2): 118- 127.
  • 7Song Y, Zhang M T, Yi J, et al. Bottleneck station scheduling in semiconductor assembly and test manufacturing using ant colony optimization [J]. Automation Science and Engineering, IEEE Transactions on, 2007, 4(4): 569-578.
  • 8Mason S J, Fowler J W, Carlyle W M. A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops [J]. Journal of Scheduling, 2002, 5(3): 247-262.
  • 9Wein L M. Scheduling semiconductor wafer fabrication [J]. IEEE Transactions on Semiconductor Manufacturing, 1988, 1(3): 115-130.
  • 10Liu H, Fung R Y K, Jiang Z. Modeling of semiconductor wafer fabrication systems by extended objectoriented petri nets [J]. International Journal of Production Research, 2005, 43(3): 471-495.

共引文献21

同被引文献45

  • 1SIA发布美国半导体制造业竞争力研究报告[J].国防制造技术,2020(3):28-29. 被引量:1
  • 2张怀,江志斌,郭乘涛.面向瓶颈的半导体晶圆制造系统派工策略及参数优化[J].上海交通大学学报,2007,41(8):1252-1257. 被引量:10
  • 3Mtnch L,Fowler J W,Dauz6re-p6r6s S, et al.A survey of problems, solution techniques, and future challenges in scheduling semiconductor manufacturing operations[J].Jour- hal of Scheduling, 2011,14(6) : 583-599.
  • 4Jia Wenyou, Jiang Zhibin, Li You.Closed loop control- based real-time dispatching heuristic on parallel batch machines with incompatible job families and dynamic arrivals[J].Intemational Journal of Production Research, 2013,51 (15) :4570-4584.
  • 5Jia Wenyou, Jiang Zhibin, Li You.A job-family-oriented algorithm for re-entrant batch processing machine sched- uling[C]//2013 IEEE International Conference on Automa- tion Science and Engineering(CASE),2013 : 1022-1027.
  • 6Potts C N,Kovalyov M Y.Scheduling with batching: a review[J].European Journal of Operational Research,2000, 120(2) :228-249.
  • 7Mathirajan M,Sivakumar A.A literature review,classifica- tion and simple meta-analysis on scheduling of batch processors in semiconductor[J].The International Journalof Advanced Manufacturing Technology, 2006, 29 (9) : 990-1001.
  • 8Lin B M T, Cheng T.Batch scheduling in the no-wait two-machine flowshop to minimize the makespan[J].Com- puters & Operations Research,2001,28(7):613-624.
  • 9Su L H.A hybrid two-stage flowshop with limited wait- ing time constraints[J].Computers & Industrial Engineer- in. 2003.44 (3) : 409-424.
  • 10Klemmt A, Weigert G, Werner S,Optimisation approaches for batch scheduling in semiconductor manufacturing[J]. European Journal of Industrial Engineering, 2011,5 (3) : 338-359.

引证文献6

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部