期刊文献+

一种CMOS单片LDO线性稳压器的设计 被引量:1

Design and Fabrication of a Full on-Chip CMOS Low-Dropout Linear Regulator
在线阅读 下载PDF
导出
摘要 提出了一种单片集成的高电源抑制比LDO线性稳压器,主要应用于PLL中VCO和电荷泵的电源供给。该稳压器采用RC补偿方案,与其他补偿方法相比,RC补偿几乎不消耗额外电流。误差放大器采用折叠共源共栅结构,可以提供较高的电源抑制比,并且使得设计的LDO为两级放大器结构,有利于简化补偿网络。所设计的LDO在低频时电源抑制比(PSR)为-69 dB,在1MHz处的电源抑制比为-19 dB。采用0.35μm工艺流片,测试结果表明,该LDO可以为负载提供70 mA的电流。 A monolithic integrated high PSR LDO linear regulator is presented mainly used for VCO in PLL and power supply of charge pump.Compared with other conventional compensations,RC compensation does not consume extra current.The error amplifier is folded cascade amplifier,which can provide high gain to improve the PSR of LDO.The proposed LDO is a two-stage amplifier,so the compensation structure can be simplified.The PSR of the LDO is-69 dB at low frequency,and-19 dB at 1 MHz. The full on-chip LDO was fabricated with commercial 0.35 μm CMOS technology.Experimental results show that the LDO is capable of sourcing an output current up to 70 mA.
出处 《半导体技术》 CAS CSCD 北大核心 2010年第7期723-726,共4页 Semiconductor Technology
基金 国家自然科学基金资助项目(60676015)
关键词 线性稳压器 单片集成 高电源抑制比 RC补偿 单片集成低压差 linear regulator full on-chip high PSR RC compensation LDO
作者简介 高雷声(1981-),男,河北人,博士研究生,研究方向为低功耗电路和高速接口电路设计; 周玉梅(1962-),女,北京人,博士生导师,中国科学院微电子研究所研究员,研究方向为深亚微米VLSI电路设计、低功耗设计、智能功率集成电路及数模混合集成电路技术。
  • 相关文献

参考文献6

  • 1MILLIKEN R J, SILVA-MARTINEZ J, SANCHEZ-SINENCIO E. Full on-chip CMOS low-dropout voltage regulator [J]. IEEE Trans on Circuits and Systems--I: Regular Papers, 2007, 54(9) : 1879-1890.
  • 2LAM Y, KI W. A 0.9V 0.35 μm adaptively biased CMOS LDO regulator with fast transient response [ C ] // Proc of ISSCC Dig Tech. San Francisco, CA, USA ,2008: 442-443.
  • 3INGINO J M, KAENEL V R. A 4-GHz clock system for a high-performance system-on-a-chip design [ J]. IEEE JSSC, 2001,36(11 ) : 1693-1698.
  • 4ALON E, KIM J, PAMARTI S, et al. Replica compensated linear regulators for supply-regulated phase-locked loops [J]. IEEE JSSC, 2006, 41(2) : 413-424.
  • 5LEUNG K N, MOK P K T. A capacitor-free CMOS lowdropout regulator with damping-factor-control frequency compensation [J]. IEEE JSSC, 2003, 38(10) : 1691-1702.
  • 6Gupta V, Rincon-Mora G A, Raha P. Analysis and design of monolithic, high PSR, linear regulators for SoC applications [C]//Proc of IEEE SOC Conference. Piscataway NJ ,2004: 311-315.

同被引文献7

  • 1Rincon-mora G A,Phillip E Allen. A low-voltage,low quiescent current,low dropout regulator[J].{H}IEEE Journal of Solid-State Circuits,1998,(01):36-44.
  • 2Leung K N,Mok P K T. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation[J].{H}IEEE Journal of Solid-State Circuits,2003,(10):1691-1702.
  • 3Al-Shyoukh M,Perez R A,Hoi Lee. A transient-enhanced 20μA-quiescent 200 mA-load low-dropout regulator with buffer impedance attenuation[A].San Jose,CA:[s.n.],2006.615-618.
  • 4Al-Shyoukh M,Perez R A,Hoi Lee. A transient-enhanced low dropout regulator with buffer impedance attenuation[J].{H}IEEE Journal of Solid-State Circuits,2007,(08):1732-1742.
  • 5Ahuja B. An improved frequency compensation technique for CMOS operational amplifiers[J].{H}IEEE Journal of Solid-State Circuits,1983,(06):629-633.
  • 6Reay R,Kovacs G. An unconditionally stable two-stage CMOS amplifier[J].{H}IEEE Journal of Solid-State Circuits,1995,(05):591-594.
  • 7张啸诚,邢建力.一种高电源抑制比和高精度带隙电压源设计[J].信息与电子工程,2012,10(3):359-362. 被引量:4

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部