We present an ameliorated arctangent algorithm based on phase-locked loop for digital Doppler signal processing,utilized within the heterodyne detection system. We define the error gain factor given by the approximati...We present an ameliorated arctangent algorithm based on phase-locked loop for digital Doppler signal processing,utilized within the heterodyne detection system. We define the error gain factor given by the approximation of Taylor expansion by means of a comparison of the measured values and true values. Exact expressions are derived for the amplitude error of two in-phase & quadrature signals and the frequency error of the acousto-optic modulator. Numerical simulation results and experimental results make it clear that the dynamic instability of the intermediate frequency signals leads to cumulative errors, which will spiral upward. An improved arctangent algorithm for the heterodyne detection is proposed to eliminate the cumulative errors and harmonic components. Depending on the narrow-band filter, our experiments were performed to realize the detectable displacement of 20 nm at a detection distance of 20 m. The aim of this paper is the demonstration of the optimized arctangent algorithm as a powerful approach to the demodulation algorithm, which will advance the signal-to-noise ratio and measurement accuracy of the heterodyne detection system.展开更多
We propose a novel hybrid phase-locked loop （PLL） architecture for overcoming the trade-off between fast locking time and low spur. To reduce the settling time and meanwhile suppress the reference spurs, we employ a...We propose a novel hybrid phase-locked loop （PLL） architecture for overcoming the trade-off between fast locking time and low spur. To reduce the settling time and meanwhile suppress the reference spurs, we employ a wide-band single-path PLL and a narrow-band dual-path PLL in a transient state and a steady state, respectively, by changing the loop bandwidth according to the gain of voltage controlled oscillator （VCO） and the resister of the loop filter. The hybrid PLL is implemented in a 0.18-μm complementary metal oxide semiconductor （CMOS） process with a total die area of 1.4×0.46 mm2. The measured results exhibit a reference spur level of lower than -73 dB with a reference frequency of 10 MHz and a settling time of 20 μs with 40 MHz frequency jump at 2 GHz. The total power consumption of the hybrid PLL is less than 27 mW with a supply voltage of 1.8 V.展开更多
Power line(PL)interference is one significant artifact in electrocardiography(ECG)that needs to be reduced to ensure accurate recording of cardiac signals.Because PL interference is non-stationary and has varying freq...Power line(PL)interference is one significant artifact in electrocardiography(ECG)that needs to be reduced to ensure accurate recording of cardiac signals.Because PL interference is non-stationary and has varying frequency,phase,and amplitude in ECG measurement,adaptive techniques are often necessary to track and cancel the interference.In this paper we present a phase-locked loop(PLL)-based adaptive filter to cancel PL interference.The PLL obtains the reference signal that is fed into the adaptive filter to remove the PL interference at the central frequency of 50 Hz.It is found that the technique can effectively cancel PL interference in real ECG signals and,when compared with some existing techniques such as least mean squares(LMS)adaptive filter,the new technique produces better results in terms of signal-to-interference ratio(SIR).展开更多
A sapphire fibre thermal probe with Cr^3＋ ion-doped end is developed by using the laser heated pedestal growth method. The fluorescence thermal probe offers advantages of compact structure, high performance and abili...A sapphire fibre thermal probe with Cr^3＋ ion-doped end is developed by using the laser heated pedestal growth method. The fluorescence thermal probe offers advantages of compact structure, high performance and ability to withstand high temperature in a detection range from room temperature to 450℃. Based on the fast Fourier transform （FFT）, the fluorescence lifetime is obtained from the tangent function of phase angle of the non-zeroth terms in the FFT result. This method has advantages such as quick calculation, high accuracy and immunity to the background noise. This FFT method is compared with other traditional fitting methods, indicating that the standard deviation of the FFT method is about half of that of the Prony method and about 1/6 of that of the log-fit method. And the FFT method is immune to the background noise involved in a signal. So, the FFT method is an excellent way of processing signals. In addition, a phase-lock amplifier can effectively suppress the noise.展开更多
如何快速地对永磁同步电机(permanent magnetic synchronous machine,PMSM)转子位置实现精确估计是实现PMSM无传感器控制的关键。然而,PMSM驱动系统的反电势谐波问题及其参数时变的特点影响基于锁相环(phase locked loop,PLL)转子位置...如何快速地对永磁同步电机(permanent magnetic synchronous machine,PMSM)转子位置实现精确估计是实现PMSM无传感器控制的关键。然而,PMSM驱动系统的反电势谐波问题及其参数时变的特点影响基于锁相环(phase locked loop,PLL)转子位置估计方法的速度和精度。由于PMSM定子反电势中包含大量谐波,已有基于锁相环的滤波方法无法根据转速变化自适应调节频率,导致变转速工况下转子位置估计精度降低。为此,提出一种基于自适应混合滤波器的PLL估计方法,在分析PMSM包含的反电势谐波成分后,设计一种调节参数的混合自适应滤波器(hybrid adaptive filter based PLL,HAF-PLL)。通过仿真实验验证了所提方法对反电势谐波具有良好的滤波效果,能够准确检测出PMSM的转子位置。展开更多
为适用CDMA各类收发机的射频本振的应用要求,研制了一种低杂散低相噪高分辨率的P波段频率合成器。利用DDS输出信号具有高分辨率和PLL具有窄带跟踪滤波特性,通过有效的频率规划和参数配置,规避了DDS由于相位截断近端杂散无法消除的缺陷,...为适用CDMA各类收发机的射频本振的应用要求,研制了一种低杂散低相噪高分辨率的P波段频率合成器。利用DDS输出信号具有高分辨率和PLL具有窄带跟踪滤波特性,通过有效的频率规划和参数配置,规避了DDS由于相位截断近端杂散无法消除的缺陷,有效抑制了DDS中DAC非线性和幅度量化误差引起的宽带杂散。通过仿真分析了方案的可行性,设计了样品并进行了测试。结果显示,所设计的频率合成器输出频率范围为755 MHz^765 MHz,频率分辨率为100.5 k Hz,杂散优于-71 d Bc,相位噪声优于-105 d Bc/Hz@1 k Hz。展开更多
基金supported by Key Research Program of Frontier Science,Chinese Academy of Sciences(Grant No.QYZDB-SSW-SLH014)the Yong Scientists Fund of the National Natural Science Foundation of China(Grant No.61205143)
文摘We present an ameliorated arctangent algorithm based on phase-locked loop for digital Doppler signal processing,utilized within the heterodyne detection system. We define the error gain factor given by the approximation of Taylor expansion by means of a comparison of the measured values and true values. Exact expressions are derived for the amplitude error of two in-phase & quadrature signals and the frequency error of the acousto-optic modulator. Numerical simulation results and experimental results make it clear that the dynamic instability of the intermediate frequency signals leads to cumulative errors, which will spiral upward. An improved arctangent algorithm for the heterodyne detection is proposed to eliminate the cumulative errors and harmonic components. Depending on the narrow-band filter, our experiments were performed to realize the detectable displacement of 20 nm at a detection distance of 20 m. The aim of this paper is the demonstration of the optimized arctangent algorithm as a powerful approach to the demodulation algorithm, which will advance the signal-to-noise ratio and measurement accuracy of the heterodyne detection system.
基金supported by the National Natural Science Foundation of China(Grant No.61307128)the National Basic Research Program of China(GrantNo.2010CB327505)+1 种基金the Specialized Research Found for the Doctoral Program of Higher Education of China(Grant No.20131101120027)the Basic Research Foundation of Beijing Institute of Technology of China(Grant No.20120542015)
文摘We propose a novel hybrid phase-locked loop （PLL） architecture for overcoming the trade-off between fast locking time and low spur. To reduce the settling time and meanwhile suppress the reference spurs, we employ a wide-band single-path PLL and a narrow-band dual-path PLL in a transient state and a steady state, respectively, by changing the loop bandwidth according to the gain of voltage controlled oscillator （VCO） and the resister of the loop filter. The hybrid PLL is implemented in a 0.18-μm complementary metal oxide semiconductor （CMOS） process with a total die area of 1.4×0.46 mm2. The measured results exhibit a reference spur level of lower than -73 dB with a reference frequency of 10 MHz and a settling time of 20 μs with 40 MHz frequency jump at 2 GHz. The total power consumption of the hybrid PLL is less than 27 mW with a supply voltage of 1.8 V.
文摘Power line(PL)interference is one significant artifact in electrocardiography(ECG)that needs to be reduced to ensure accurate recording of cardiac signals.Because PL interference is non-stationary and has varying frequency,phase,and amplitude in ECG measurement,adaptive techniques are often necessary to track and cancel the interference.In this paper we present a phase-locked loop(PLL)-based adaptive filter to cancel PL interference.The PLL obtains the reference signal that is fed into the adaptive filter to remove the PL interference at the central frequency of 50 Hz.It is found that the technique can effectively cancel PL interference in real ECG signals and,when compared with some existing techniques such as least mean squares(LMS)adaptive filter,the new technique produces better results in terms of signal-to-interference ratio(SIR).
文摘A sapphire fibre thermal probe with Cr^3＋ ion-doped end is developed by using the laser heated pedestal growth method. The fluorescence thermal probe offers advantages of compact structure, high performance and ability to withstand high temperature in a detection range from room temperature to 450℃. Based on the fast Fourier transform （FFT）, the fluorescence lifetime is obtained from the tangent function of phase angle of the non-zeroth terms in the FFT result. This method has advantages such as quick calculation, high accuracy and immunity to the background noise. This FFT method is compared with other traditional fitting methods, indicating that the standard deviation of the FFT method is about half of that of the Prony method and about 1/6 of that of the log-fit method. And the FFT method is immune to the background noise involved in a signal. So, the FFT method is an excellent way of processing signals. In addition, a phase-lock amplifier can effectively suppress the noise.
文摘如何快速地对永磁同步电机(permanent magnetic synchronous machine,PMSM)转子位置实现精确估计是实现PMSM无传感器控制的关键。然而,PMSM驱动系统的反电势谐波问题及其参数时变的特点影响基于锁相环(phase locked loop,PLL)转子位置估计方法的速度和精度。由于PMSM定子反电势中包含大量谐波,已有基于锁相环的滤波方法无法根据转速变化自适应调节频率,导致变转速工况下转子位置估计精度降低。为此,提出一种基于自适应混合滤波器的PLL估计方法,在分析PMSM包含的反电势谐波成分后,设计一种调节参数的混合自适应滤波器(hybrid adaptive filter based PLL,HAF-PLL)。通过仿真实验验证了所提方法对反电势谐波具有良好的滤波效果,能够准确检测出PMSM的转子位置。
文摘为适用CDMA各类收发机的射频本振的应用要求,研制了一种低杂散低相噪高分辨率的P波段频率合成器。利用DDS输出信号具有高分辨率和PLL具有窄带跟踪滤波特性,通过有效的频率规划和参数配置,规避了DDS由于相位截断近端杂散无法消除的缺陷,有效抑制了DDS中DAC非线性和幅度量化误差引起的宽带杂散。通过仿真分析了方案的可行性,设计了样品并进行了测试。结果显示,所设计的频率合成器输出频率范围为755 MHz^765 MHz,频率分辨率为100.5 k Hz,杂散优于-71 d Bc,相位噪声优于-105 d Bc/Hz@1 k Hz。
