期刊文献+

IA-64中软件流水的寄存器需求研究 被引量:4

Research on Register Requirements of Software Pipelined Loops in the IA-64 Architecture
在线阅读 下载PDF
导出
摘要 软件流水是开发循环程序指令级并行性的重要方法之一 IA 6 4是支持软件流水的EPIC体系结构 通过对NASBenchmarks中可软件流水循环所需的寄存器进行量化分析 ,提出了一种限制循环展开因子的启发式算法 ,有效地解决了因可用寄存器不足而导致软件流水失败的问题 。 Software pipelining is a loop scheduling technique that extracts instruction level parallelism by overlapping the execution of several consecutive iterations. IA-64 is a new EPIC architecture that provides hardware support on software pipelining. The register requirements of software pipelined loops are evaluated, and a new heuristic algorithm is proposed to restrict unrolling factor. Experimental results show that the new algorithm increases the number of software pipelined loops and improves the performance of compiler.
出处 《计算机研究与发展》 EI CSCD 北大核心 2004年第1期22-27,共6页 Journal of Computer Research and Development
基金 国家自然科学基金项目 ( 60 173 0 10 ) 国家"八六三"高技术研究发展计划基金项目 ( 2 0 0 1AA1110 60)
关键词 软件流水 IA-64 寄存器需求 software pipelining IA-64 register requirements
  • 相关文献

参考文献13

  • 1[1]V H Allen, R B Jones, R M Lee .et al.. Software pipelining. ACM Computing Surveys, 1995, 27(3): 367~432
  • 2[2]B R Rau, C D Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In: Proc of the 14th Annual Microprogramming Workshop, Chatham, Mass, 1981
  • 3[3]J C Dehnert, R A Towle. Compiling for the Cydra 5. The Journal of Supercomputing, 1993, 7(1/2): 181~228
  • 4[4]R A Huff. Lifetime-sensitive modulo scheduling. The 6th Conf on Programming Language, Design and Implementation, Albuquerque, 1993
  • 5[5]B R Rau, M Lee, P Tirumalai .et al.. Register allocation for software pipelined loops. The ACM SIGPLAN'92 Conf on Programming Language Design and Implementation, San Francisco, 1992
  • 6[6]J C Dehnert, P Y T Hsu, J P Bratt. Overlapped loop support in the Cydra 5. The 3rd Int'l Conf on Architectural Support for Programming Languages and Operating Systems(ASPLOS-III), Boston, 1989
  • 7[7]R C Agarwal, B Alpern .et al.. High performance parallel implementations of the NAS kernel benchmarks on the IBM SP2. IBM Systems Journal, 1995, 34(2): 263~272
  • 8[8]J Roy, C Sun, C Y Wu. Open research compiler for Itanium processor family(IPF). Inter Corp, Tech Rep: MICRO-34, 2001
  • 9[9]Intel IA-64 Architecture Software Developer's Manual. Volume 1. Hillsboro, OR: Inter Press, 2000
  • 10[10]Intel IA-64 Architecture Software Developer's Manual. Volume 3. Hillsboro, OR: Inter Press, 2000

同被引文献56

引证文献4

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部