期刊文献+

军用DC/DC电源模块失效分析研究

Failure Analysis Study of Military DC/DC Power Module
在线阅读 下载PDF
导出
摘要 针对某武器系统研制过程中出现的2只DC/DC电源模块输出异常问题,通过制定失效分析方案探究其失效机理。对失效模块进行外观检查,各管脚均存在不同程度的绝缘子破裂现象;进行电性能和I-V特性曲线测试,并与合格样品进行对比,发现2只失效模块的Pin3与Pin5之间分别存在二极管特性异常和连接性异常现象,初步确定失效部位;通过X射线检测设备对模块内部基板和引线架进行检查,发现1#模块的2处VDMOS键合丝断裂,断面呈熔球状;进一步将模块物理开封进行内部检查,观察到1#模块的VDMOS芯片中间部位存在高温引起的变色现象,2#模块的管脚焊接点存在明显裂缝。对失效原因进行排查和分析,结果表明,电源端过电应力导致1#模块的VDMOS烧毁,焊接不良造成2#模块的输出异常。 Aiming at the abnormal output problem of two DC/DC power modules in the process of developing a weapon system,the failure mechanism is studied through the formulation of a failure analysis scheme.Visual inspection of the failed modules shows varying degrees of insulator breakage in each pin.Electrical performance and I-V characteristic curves are tested and compared with the qualified samples,and it is found that there are abnormal diode characteristics and connectivity between Pin3 and Pin5 of the two failed modules respectively,and the failure sites are preliminarily determined.The internal substrates and lead frames of the modules are examined by X-ray testing equipment,and it is found that the bonding wires of two VDMOS chips in module 1 are broken,and the cross section is like a melting ball.The modules are further physically opened for internal inspection,and the discoloration caused by high temperature in the middle of VDMOS chips in module 1 and the obvious cracks in the weld point of the pins in module 2 are observed.The causes of failure are investigated and analyzed,and the results show that the overstress at the power supply terminal causes the VDMOS burnout of module 1 and the bad welding causes the output abnormality of module 2.
作者 李鹏 张竹风 王自成 刘红 赵国发 LI Peng;ZHANG Zhufeng;WANG Zicheng;LIU Hong;ZHAO Guofa(Xi’an Modern Control Technology Research Institute,Xi’an 710065,China)
出处 《电子与封装》 2025年第4期31-38,共8页 Electronics & Packaging
关键词 DC/DC电源模块 失效分析 VDMOS烧毁 焊接不良 DC/DC power module failure analysis VDMOS burnout bad welding
作者简介 李鹏(1996-),男,陕西咸阳人,硕士,助理工程师,研究方向为电子元器件、集成电路测试与失效分析,E-mail:18401623928@163.com。
  • 相关文献

参考文献6

二级参考文献45

  • 1杨兵,刘颖.BGA封装技术[J].电子与封装,2003,3(4):6-13. 被引量:25
  • 2黄春跃,周德俭,吴兆华.基于全面析因试验的塑封球栅阵列器件焊点可靠性[J].西安交通大学学报,2005,39(7):753-756. 被引量:10
  • 3李晓延,严永长.电子封装焊点可靠性及寿命预测方法[J].机械强度,2005,27(4):470-479. 被引量:45
  • 4严钦云,周继承,杨丹,黄云.基于温冲应力环境的Au-Al键合可靠性[J].电子产品可靠性与环境试验,2006,24(1):38-41. 被引量:6
  • 5余振醒.军用元器件使用质量保证指南[M].北京:航空工业出版社,2003..
  • 6JIMENEZ M, NOGUEIRA E, PEREZ Q, et al. Accelerated test of power MOSFET [ C ]//IEEE Proc of 5th ESREF'94 Conf. Glasgow, 1994 : 221-223.
  • 7TOSIC N, PESIC B, STOJADINOVIC N. High temperature testing of power VDMOS transistors [ J ]. Microelectronics Reliability, 1997,37 (10) : 1759-1762.
  • 8BARLETrA G, CURRO G. Junction leakage current degradation under high temperature reverse-bias stress induced by band-defect-band tunnelling in power VDMOS [ J ]. Microelectronics Reliability, 2005,45 (5-6) : 994-999.
  • 9DONOVAL D, VRBICKY A, MAREK J, et al. Evaluation of the ruggedness of power DMOS transistor from electro-thermal simulation of UIS behaviour[ J]. SSE ,2008,52(6) :892-898.
  • 10RISTIC G S, PEJOVIC M M. Fowler-nordheim high electric field stress of power VDMOSFETs [J]. SSE ,2005,49(7) : 1140-1152.

共引文献40

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部