期刊文献+

隔离驱动芯片高速编解码电路设计

Design of High Speed Encoding and Decoding Circuit for Isolation Driver Chip
在线阅读 下载PDF
导出
摘要 文中利用层叠式微型片上变压器的隔离传输方式设计了一种应用于隔离驱动电路的数字隔离器编解码方案。针对现有隔离器主流编解码方案中射频调制功耗过高和脉冲调制速率限制及可靠性问题,文中采用单双脉冲编解码技术降低功耗并优化编解码方式。相较于传统单双脉冲解码方式,将解码电路中采样脉冲信号改为边沿触发信号可提高可靠性,信号传输速率提升近两倍,降低了延时时间,并可结合刷新计时电路和看门狗电路实现数字隔离器的可靠传输。实验结果表明,在新设计下,数字信号可实现DC~90 Mbit·s^(-1)的隔离传输,编解码整体静态功耗为0.574 mA,动态功耗为0.257 mA·(Mbit·s^(-1))^(-1),延时时间小于18 ns,脉宽失真小于2 ns。 A digital isolator encoding and decoding scheme for isolation drive circuits is designed using the isolation transmission method of stacked micro on-chip transformers.In view of the high radio frequency modulation power consumption,pulse modulation rate limitations,and reliability issues in existing isolator mainstream encoding and decoding schemes,single and double pulse encoding and decoding technology is adopted to reduce power consumption and optimize encoding and decoding methods in this study.Compared with traditional single and double pulse decoding methods,replacing the sampled pulse signal in the decoding circuit with an edge triggered signal improves reliability,increases signal transmission rate by nearly twice,reduces delay time,and combines refresh timing circuit and watchdog circuit to achieve reliable transmission of digital isolators.The experimental results show that the digital signal achieves isolated transmission of DC~90 Mbit·s^(-1).The overall static power consumption of encoding and decoding is 0.574 mA,the dynamic power consumption is 0.257 mA·(Mbit·s^(-1))^(-1),the delay time is less than 18 ns,and the pulse width distortion is less than 2 ns.
作者 熊张良 陈苏婷 宣志斌 赵庭晨 刘甲俊 傅僈喃 XIONG Zhangliang;CHEN Suting;XUAN Zhibin;ZHAO Tingchen;LIU Jiajun;FU Mannan(School of Electronics and Information Engineering,Nanjing University of Information Science and Technology,Nanjing 210044,China;The 58th Research Institute,China Electronics Technology Group Corporation,Wuxi 214000,China)
出处 《电子科技》 2025年第2期84-92,共9页 Electronic Science and Technology
基金 国家自然科学基金(62272234)。
关键词 片上变压器 数字隔离器 编解码 脉冲调制 高速率 低延时 高可靠性 低功耗 on chip transformer digital isolator encoding and decoding pulse modulation high speed low latency high reliability low power consumption
作者简介 通信作者:熊张良(1998-),男,E-mail:2799079459@qq.com,硕士研究生。研究方向:磁耦合隔离驱动芯片;陈苏婷(1980-),女,博士,教授。研究方向:人工智能、大数据、嵌入式开发;宣志斌(1983-),男,高级工程师。研究方向:模拟IC设计。
  • 相关文献

参考文献7

二级参考文献19

  • 1TI ISO6721-Q1高性能双路数字隔离器解决方案[J].世界电子元器件,2021(4):39-41. 被引量:1
  • 2Razavi B,著.Design of Analog CMOS Integrated Circuits(影印本)[M].北京:清华大学出版社,2005.
  • 3Smith M J S. On the circuit analysis of the Schmitt trigger[J]. IEEEJournal of Solid-State Circuits, 1988, 23 (1): 292-294.
  • 4[美]贝克(Baker R J)等,著.CMOS电路设计、布局与仿真[M].陈忠建,译.北京:机械工业出版社,2006.
  • 5Wang Z H. CMOS Adjustable Schmitt Triggers [J]. IEEE Transactions on instrumentation and Measurement, 1991, 40 (3) : 601-605.
  • 6Filanovsky I M, Bakes H. CMOS Schmitt Trigger Design [J]. IEEE Transactions on Circuits and Systems, 1994, 41 (1):46-49.
  • 7Wang C S, Yuan S Y, Kuo S Y. Full-swing BICOMS Schmitt trigger[J].IEEE Proc.-Circuit Devices Syst, 1997, 144 (5): 303-308.
  • 8Hster A. Novel CMOS Schmitt Trigger with controllable Hysteresis [J].IEEE Electronics letters, 1992, 28 (7): 639-641.
  • 9胡文金,江永清,吴英,柏俊杰,贾世军.数字光电耦合器隔离性能及动态特性测试仪[J].半导体光电,2008,29(3):341-344. 被引量:4
  • 10龚欣.航天用DC/DC电源模块结构分析研究[J].电子产品可靠性与环境试验,2010,28(5):23-28. 被引量:17

共引文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部