期刊文献+

一种高PSRR低温漂无运放带隙基准

A high⁃PSRR and low⁃temperature drifting op⁃amp⁃free bandgap reference
在线阅读 下载PDF
导出
摘要 针对无运放带隙基准电压源温度特性及电源抑制比差的问题,设计一种高电源抑制比、低温漂的无运放带隙基准电路。该电路通过电流镜进行钳位,避免运算放大器失调电压对输出基准的影响,利用晶体管栅极与三极管基极生成稳定的补偿电流,以降低基准电压的高阶温度系数,输出端采用共源共栅结构提高电源抑制比。基于SMIC 0.18μm BCD工艺在Cadence环境下对电路进行仿真,仿真结果表明:在-40~125℃范围内,电路的温度系数为3.187×10^(-6)/℃,10 Hz时电源抑制比为-88.6 dB,1 MHz时电源抑制比为-50.2 dB。在考虑启动电路影响的情况下,电路在5 V电源下的静态电流为3.78μA,带隙基准的版图面积为160μm×183μm。可实现对基准电压高阶温度项的补偿,降低温度系数,并在没有滤波电容的条件下提高带隙基准的PSRR。 A high power supply rejection ratio(PSRR)and low⁃temperature drifting op⁃amp⁃free bandgap reference voltage source circuit is designed to improve the temperature characteristics and PSRR of the op⁃amp⁃free bandgap reference voltage sources.In this circuit,a current mirror is utilized to clamp the output voltage,thereby mitigating the impact of the operational amplifier's offset voltage on the output reference.A stable compensation current is generated by leveraging the transistor's gate and the triode's base,effectively reducing the high⁃order temperature coefficient of the reference voltage.In the output terminal,a common source common gate structure is employed to enhance the PSRR.The circuits is simulated in the Cadence environment based on the SMIC 0.18μm BCD process.The simulation results indicate that within the temperature range of-40 to 125℃,the circuit's temperature coefficient is 3.187×10-⁶/℃.The PSRR is-88.6 dB at 10 Hz and-50.2 dB at 1 MHz.Considering the impact of the startup circuit,the quiescent current of the circuit is 3.78μA under a 5 V power supply,and the layout area of the bandgap reference is 160μm×183μm.To sum up,the designed circuit can compensate the high⁃order temperature term of reference voltage,reduce the temperature coefficient,and improve the PSRR of bandgap reference without filter capacitor.
作者 王凯 张方晖 杨旭 王义晨 李梓腾 WANG Kai;ZHANG Fanghui;YANG Xu;WANG Yichen;LI Ziteng(School of Electronic Information and Artificial Intelligence,Shaanxi University of Science and Technology,Xi’an 710021,China;School of Automation and Information Engineering,Xi’an University of Technology,Xi’an 710048,China)
出处 《现代电子技术》 北大核心 2024年第23期171-175,共5页 Modern Electronics Technique
基金 陕西省教育厅科学研究计划重点项目(23JY015) 咸阳市重点研发计划项目(L2023-ZDYF-QYCX-061) 陕西省重点研发计划项目(2023-YBGY-198)。
关键词 带隙基准 无运放 电源抑制比 温度系数 补偿电流 启动电路 bandgap reference op⁃amp⁃free PSRR temperature coefficient compensating current startup circuit
作者简介 王凯(1998-),男,山西临汾人,硕士研究生,研究方向为模拟集成电路设计;通讯作者:张方晖(1966-),男,山西临汾人,博士研究生,教授,研究方向为半导体技术。
  • 相关文献

参考文献8

二级参考文献52

  • 1吴国平,黄年亚,刘桂芝.一种二阶曲率补偿带隙基准的研究[J].电子器件,2005,28(3):696-698. 被引量:7
  • 2冯勇建,胡洪平.一种低功耗CMOS带隙基准电压源的实现[J].微电子学,2007,37(2):231-233. 被引量:16
  • 3马超,刘永根,薛卫东,张波.一种高温段指数曲率补偿电压基准源[J].微电子学,2007,37(3):436-439. 被引量:9
  • 4RazaviB.模拟CMOS集成电路设计[M].陈贵灿,译.西安:西安交通大学出版社,2005.
  • 5THAM K M, NAGARAJ K. A low supply voltage high PSRR voltage reference in CMOS process [J]. IEEE J Sol Sta Circ, 1995, 30(5) :586-590.
  • 6BROOKS T L, WESTWlCK A L. A low-power dif- ferential CMOS bandgap reference [J]. IEEE ISSCC. San Francisco, CA, USA. 1994: 248-249.
  • 7TSIVIDIS Y P. Accurate analysis of temperature effects in Io-VaE characteristics with application to bandgap reference sources [J]. IEEE J Sol Sta Circ, 1980, 15(6): 1076- 1084.
  • 8WENG Q, ZHANG Y Z, WU J H, ZHANG M, et al. Design and analysis of high power supply reiection CMOS bandgap voltage reference [C]//IEEE 7th Int Conf ASIC. Guilin, China. 2007: 530-533.
  • 9LI W G, YAO R H, GUO L F, et al. A low power CMOS bandgap voltage reference with enhanced power supply rejection [J]. IEEE 8th Int Conf ASIC. Changsha, China. 2009:300 304.
  • 10Allen P E,Holberg D R(著).CMOS模拟集成电路设计[M].冯军,李智群(译).北京:电子工业出版社,2005.

共引文献32

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部