期刊文献+

基于阵列处理器的HEVC数据流图可重构实现

RECONFIGURABLE IMPLEMENTATION OF HEVC DATA FLOW GRAPH BASED ON ARRAY PROCESSOR
在线阅读 下载PDF
导出
摘要 提出一种基于阵列处理器的HEVC算法数据流图可重构实现方法。基于动态重构机制完成不同的划分方式、算法间的灵活切换,采用深度优先贪婪对数据流图划分后子任务时域流水的并行方式对HEVC中典型编码算法的数据流图重新划分后设计合理映射方案,以Sobel算子值为重构依据在阵列处理器上进行帧内预测算法验证。实验结果表明,与块间流水方案实现相比加速比可达14.97,各算法资源利用率及计算速度均有提升,与帧内预测模式选择快速算法相比每个时钟周期可多处理7.1个像素。 This paper presents a reconfigurable implementation method of HEVC algorithm data flow graph based on array processor.Based on the dynamic reconstruction mechanism,the flexible switching between different partition methods and algorithms was completed.The data flow graph of typical coding algorithms in HEVC was redivided by depth first greedy parallel mode of time-domain pipelining of sub tasks after data flow graph partition.After that,a reasonable mapping scheme was designed.The intra prediction algorithm was verified on array processor based on Sobel operator value.The experimental results show that compared with the inter block pipelining scheme,the speedup ratio can reach 14.97,and the resource utilization and computing speed of each algorithm are improved.Compared with the fast intra prediction mode selection algorithm,each clock cycle can process 7.1 more pixels.
作者 胡传瞻 蒋林 朱筠 谢晓燕 杨坤 崔馨月 Hu Chuanzhan;Jiang lin;Zhu Yun;Xie Xiaoyan;Yang Kun;Cui Xinyue(School of Computer,Xi’an University of Posts&Telecommunications,Xi’an 710121,Shaanxi,China;Laboratory of Integrated Circuit,Xi’an University of Science and Technology,Xi’an 710054,Shaanxi,China;School of Electronic Engineering,Xi’an University of Posts&Telecommunications,Xi’an 710121,Shaanxi,China)
出处 《计算机应用与软件》 北大核心 2024年第3期240-245,257,共7页 Computer Applications and Software
基金 国家自然科学基金项目(61772417,61834005,61802304,61602377)。
关键词 数据流图 HEVC 深度优先贪婪 可重构阵列处理器 Data flow graph HEVC Depth first greedy search Reconfigurable array processor
作者简介 胡传瞻,硕士生,主研领域:任务时域划分,视频编解码算法;蒋林,教授;朱筠,讲师;谢晓燕,教授;杨坤,硕士生;崔馨月,硕士生。
  • 相关文献

参考文献6

二级参考文献27

  • 1周博,邱卫东,谌勇辉,彭澄廉.基于簇的层次敏感的可重构系统任务划分算法[J].计算机辅助设计与图形学学报,2006,18(5):667-673. 被引量:12
  • 2陈伟男,周博,彭澄廉.概率构造算法与遗传算法融合的可重构计算系统硬件任务划分[J].计算机辅助设计与图形学学报,2007,19(8):960-965. 被引量:4
  • 3COMPTON K, HAUCK S. Reconfigurable computing: A survey of systems and software [ J]. ACM Computing Surveys, 2002, 34(2) : 171 -210.
  • 4JOCH A, KOSSENTINI F, SCHWARZ H, et al. Performance comparison of video coding standards using Lagrangian coder control [ C]// Processing of 2002 IEEE International Conference on Image Processing. Washington, DC: IEEE Computer Society, 2002:501-504.
  • 5CAMPI F, TOMA M, LODI A, et al. A VLIW processor with reconfigurable instruction set for embedded applications [ J]. IEEE Journal of Solid-State Circuits, 2003, 38(11) : 1876 - 1886.
  • 6do NASCIMENTO P S B, de MEDEIROS V W C, SOUZA V L S, et al. A temporal partitioning methodology for reconfigurable high performance computers [ C]// Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs. Washington, DC: IEEE Computer Society, 2008:307 -312.
  • 7KEJARIW A, VEIDENBAUM A V, NICOLAU A, et al. Challenges in exploitation of loop parallelism in embedded applications [ C]//Proceedings of the 4th International Conference on Hardware/ Software Codesign and System Synthesis. New York: ACM Press, 2006:173 - 180.
  • 8do NASCIMENTO P S B, de LIMA M E. Temporal partitioning for image processing based on time-space complexity in reconfigurable architecture [ C]//DATE'06: Proceedings of the Conference on Design, Automation and Test in Europe. Washington, DC: IEEE Computer Society, 2006:375 -380.
  • 9OU C-W, RANKA S. Parallel incremental graph partitioning [J]. IEEE Transactions on Parallel and Distributed Systems, 1997, 8 (8) : 884 - 896.
  • 10ZHANG X J, NG K W. A temporal partitioning approach based on reconfiguration granularity estimation for dynamically reconfigurable systems [C]// Proceedings of the 2nd IEEE International Conference on Field-Programmable Technology. Washington, DC: IEEE Computer Society, 2003:344-347.

共引文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部