期刊文献+

150 nm FDSOI器件的背栅NBTI效应研究

Study on NBTI of Back-gate of 150 nm FDSOI
在线阅读 下载PDF
导出
摘要 负偏置温度不稳定(NBTI)是器件的主要可靠性问题之一,本文通过对150 nm工艺的FDSOI器件进行加速应力试验,分析了不同栅极偏置应力、温度应力下器件阈值电压和饱和电流的退化特性,发现背栅偏置更容易导致NBTI退化,同时研究了正背栅耦合作用下NBTI效应的退化机理。 Negative bias temperature instability(NBTI)is one of the main reliability problem of the device.In this paper,the degradation characteristics of threshold voltage and saturation current of 150 nm process fully depleted silicon on insulator(FDSOI)under different gate bias stress and different temperature stress was analyzed through accelerated stress tests.It is found that NBTI degradation is more likely to be caused by back‑gate bias stress.At the same time,the degradation mechanism of NBTI effect under front‑back gate coupling was studied.
作者 赵杨婧 禹胜林 赵晓松 洪根深 顾祥 ZHAO Yangjing;YU Shenglin;ZHAO Xiaosong;HONG Genshen;GU Xiang(School of Electronic&Information Engineering,Nanjing University of Information Science&Technology,Nanjing,210000,CHN;The 58th Research Institute of China Electronics Technology Group Corporation,Wuxi,Jiangsu,214072,CHN)
出处 《固体电子学研究与进展》 CAS 北大核心 2023年第6期552-556,共5页 Research & Progress of SSE
关键词 负偏置温度不稳定性(NBTI) 全耗尽型绝缘体上硅 背栅偏置 正背栅应力耦合 negative bias temperature instability(NBTI) fully depleted silicon on insulator(FDSOI) back‑gate bias front‑gate and back‑gate stress coupling
作者简介 联系作者:赵杨婧(ZHAO Yangjing)女,1999年生,江苏扬州人,现为南京信息工程大学电子与信息工程学院研究生,主要研究方向为SOI器件的物理特性和制备工艺。E-mail:zzzhaoyangjing@163.com。
  • 相关文献

参考文献3

二级参考文献91

  • 1郝跃,韩晓亮,刘红侠.超深亚微米P^+栅PMOSFET中NBTI效应及其机理研究[J].电子学报,2003,31(z1):2063-2065. 被引量:4
  • 2曹艳荣,马晓华,郝跃,于磊,朱志炜,陈海峰.Models and Related Mechanisms of NBTI Degradation of 90nm pMOSFETs[J].Journal of Semiconductors,2007,28(5):665-669. 被引量:1
  • 3黄勇,恩云飞,章晓文.NBTI效应的退化表征[J].半导体技术,2007,32(7):562-564. 被引量:1
  • 4[1]N Kimizuka, T Yamamoto. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling [A]. Technology Papers of 1999 Symposium on VLSI Technology Digest [ C ].1999.73 - 74.
  • 5[2]Toyoji Yamamoto, et al. Bias tempeature instability in scaled p + polysilicon Gate p-MOSFET's [J]. IEEE Transactions on Electron Devices, MAY 1999,46(5) :921 - 925.
  • 6[3]C E Blat, et al. Mechanism of Negative bias temperature instability[ J ]. Journal of Applied Physics. February, 1991,69( 3 ): 1712 - 1720.
  • 7[4]J F Zhang, et al. Hydrogen induced positive charge generation in gate oxide [J]. Jornal of Applied Physics. August 15,2001,90(4): 1911 -1919.
  • 8[5]Dieter K. Schroder, et al. Negative bias temperature instability:Road to cross in deep submicron silicon semiconductor manufacturing [ J ]. Journal of Applied Physics. July 1,2003,94( 1 ): 1 - 17.
  • 9[6]Kazuhiro Sasada, Mamoru Arimoto. The influence of SiN Films on Negative bias temperature instability and characteristics in MOSFETs [A].Proc. IEEE 1998 Inst. Conference on Microelectronic Test Structures[C]. March, 1998.11. 207 - 210.
  • 10Semiconductor Industry Association Global Sales Report. http://www.semiconductors.org/industry_statistics/global_ sates_report/.

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部