期刊文献+

提升减成法工艺制作精细线路的能力 被引量:5

Improving Capacity of Producing Fine Lines by Subtraction Method Process
在线阅读 下载PDF
导出
摘要 业界有些印制电路板厂采用改良型半加成工艺(mSAP)生产细线线路,良率比较高,但是这种工艺需要较高的洁净等级条件,因此需要投资高价值的设备和设施。很多客户希望印制电路板厂采用减成法(Subtractive)生产细线线路,以降低成本。通过研究曝光能量、显影点、基底铜箔、铜厚、蚀刻线的蚀刻速度对精细线路制作的影响,优化参数,制作出了25μm/25μm,30μm/30μm,35μm/35μm,40μm/40μm的精细线路。 Some PCB factories in the industry use modified semi-additive process to produce fine lines,which has a higher yield rate.However,this process requires higher level clean conditions,so it needs to invest in high-value equipment and facilities.Many customers expect PCB factories to use subtractive method to produce fine lines to reduce costs.By studying the influence of exposure energy,break point,substrate copper foil,copper thickness and etching speed on fine line fabrication,the parameters are optimized to produce fine line of 25μm/25μm,30μm/30μm,35μm/35μm and 40μm/40μm.
作者 李君红 LI Junhong(Shanghai Meadville Science&Technology Co.,Ltd.,Shanghai 201613,China)
出处 《电子工艺技术》 2021年第6期349-352,共4页 Electronics Process Technology
关键词 改良型半加成 减成法 曝光能量 显影点 铜厚 铜箔 蚀刻速度 modified semi-additive process subtractive method exposure energy break point copper thickness copper foil etching speed
作者简介 李君红(1982-),女,毕业于华中科技大学,高级工程师,主要负责印制电路板及封装基板新工艺的开发和研究工作。
  • 相关文献

参考文献3

二级参考文献8

  • 1Venkatesh Sundaram. Advances in electronic packaging technologies by uhrasmall mierovias, super-fine inlerconnections and low loss polymer dieleclrics [D].Atlanta: Georgia Institute of Technology. 2009: 1-3.
  • 2Takuya Yamamoto, Takashi Kataoka, John Andresakis. Allowable copper thickness for fine pitch patterns formed by a subtractive method[J]. Circuit World, 2001, 27 ( 1 ) : 6-12.
  • 3Hiroyuki Nishiwaki. Katsuhiro Yoshida. Shenghua Li. Metallization for Semi-Additive Processing of Build-Up Dielectric Materials, Part I: Process Development Overview[EB/OL]. [2012-12-14]. http:// pebOO7.eom/pages/columns.cgi ? clmid=29&arfid=59158&_pf_= 1.
  • 4Hiroyuki Nishiwaki, Kalsuhiro Yoshida, Shenghua Li. Metallization for Semi-Additive Processing, Part I1: Processing of Next-Generation Bui!.d-Up Dielectric Materials[EB/OL]. [2012-L2-L4]. http://www. pcbOO7.com/pagesh, ohnnns.cgi?clmid=29&artid=59445&_pf=l.
  • 5Bryan Chueh, Cindy Wu, Crystal Li, et al. Adhesion Promotion Technology for Semi-Additive Process[C]. Microsystems, Packaging, Assembly & Circuits Technology Conference, 2008:314-317.
  • 6林金堵,吴梅珠.PCB电镀铜技术与发展[J].印制电路信息,2009(12):27-32. 被引量:26
  • 7罗头平,王波,安兵,吴懿平.嵌入式电子加成制造技术[J].电子工艺技术,2010,31(2):77-80. 被引量:2
  • 8王俊峰.电子封装与微组装密封技术发展[J].电子工艺技术,2011,32(4):197-201. 被引量:22

共引文献17

同被引文献19

引证文献5

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部