期刊文献+

基于QEMU翻译系统SIMD指令翻译优化方法

Translation Optimization of SIMD Instruction Based on QEMU Translation System
在线阅读 下载PDF
导出
摘要 SIMD指令在大多数现代处理器架构中是必需的拓展部件。使用SIMD指令能同时对一组数据执行相同操作,从而实现空间上的并行性,显著提高处理性能。因此SIMD指令在二进制文件中指令的比例显著提高。但大部分动态二进制翻译器忽视了SIMD指令的翻译,源平台的SIMD指令常被翻译为一系列的标量指令,即要求目标平台拥有对应的SIMD指令支持此类并行计算。文章以申威国产处理器为实现平台,提出基于QEMU系统翻译SIMD指令优化方法,包括两个方面,一是借助修改已在QEMU中实现的helper函数,二是使用新引进的向量中间表示提高翻译系统QEMU对SIMD指令的翻译效率。前端为IA32平台,优化后的QEMU翻译对源平台的文件取得较好的加速效果。 As a necessary extension in most modern processor architectures,SIMD instructions can perform the same operations on a set of data at the same time to achieve spatial parallelism and significantly improve processing performance.As a result,the SIMD instruction has a significantly higher percentage of instructions in the binary file.However,most of the dynamic binary translators ignore the translation of SIMD instructions,such as the more popular QEMU translation system.The source platform SIMD instruction is often translated into a series of scalar directives,even if the target platform has the corresponding SIMD instructions to support the parallel computing.In this paper,domestic processors are used for the realization of SW platform,and we propose a SIMD instruction optimization method based on QEMU system translation.It consists of two aspects:first,the helper function which has been implemented in QEMU is modified;second,the newly introduced vector intermediate representation is used to improve the efficiency of SIMD instruction translation of QEMU.The front-end is IA32 platform,and the optimized QEMU has better speedup effect on the source files.
作者 石强 赵荣彩 高亚虎 王军 SHI Qiang;ZHAO Rongcai;GAO Yahu;WANG Jun(Information Engineering University,Zhengzhou 450001,China)
机构地区 信息工程大学
出处 《信息工程大学学报》 2019年第3期308-312,共5页 Journal of Information Engineering University
基金 国家自然科学基金资助项目(61472447)
关键词 二进制翻译 SIMD指令 中间表示 优化 binary translation SIMD instruction intermediate representation optimization
作者简介 石强(1990-),男,硕士生,主要研究方向为二计制翻译。
  • 相关文献

参考文献3

二级参考文献30

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2Anton C, Mark H. FX!32: A Profile-directed Binary Translator[J]. IEEE Micro, 1998, 18(2): 56-64.
  • 3Leonid B, Tevi D. IA-32 Execution Layer: A Two-phase Dynamic Translator Designed to Support IA-32 Applications on Itaniumbased Systems[C]//Proc. of the 36th Annual IEEE/ACM Int'l Symp. on Microarchitecture. [S.l.]: IEEE Press, 2003.
  • 4Fabrice B. QEMU, A Fast and Portable Dynamic Translator[C]//Proc. of the 2005 USENIX Annual Technical Conference. Berlin, Germany: Springer-Verlag, 2005.
  • 5Smith J E, Nair R. Virtual machines: Versatile platforms for systems and processes[M]. San Francisco: Morgan Kaufmann, 2005.
  • 6Baraz L, Devor T, Etzion O, et al. IA-32 execution layer: A two phase dynamic translator designed to support IA-32 appli- cations on Itanium-based systems[C]//Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (Micro), 2003 : 191-201.
  • 7Bala V, Duesterwald E, Banerjia S. Dynamo: A transparent dynamic optimization system[C]//Proceedings of the ACM SIG- PLAN Conference on Programming Language Design and Im- plementation (PLDI), 2000: 1-12.
  • 8Chen M K Olukotun K. The Jrpm system for dynamically parallelizing Java programs[C]//Proceedings of the Annual International Symposium on Computer Architecture (ISCA), 2003 : 434-445.
  • 9Luk Chikeung, Cohn R, Muth R, et al. Pin: Building customized program analysis tools with dynamic instrumentation[C]//Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2005:190-200.
  • 10Bruening D L. Efficient, transparent, and comprehensive runtime code manipulation[D]. Cambridge, Massachusetts, USA: Massachusetts Institute of Technology, 2004.

共引文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部