期刊文献+

一种恒跨导高增益轨到轨运算放大器 被引量:9

A Constant-g_m High Gain Rail-to-Rail Operational Amplifier
原文传递
导出
摘要 基于TSMC 0.18μm CMOS工艺,设计了一种新颖的恒跨导高增益轨到轨运算放大器。输入级仅由NMOS管差分对构成,采用电平移位及两路复用选择器控制技术,在轨到轨共模输入范围内实现了输入级恒跨导。中间级采用折叠式共源共栅放大器结构,运算放大器能获得高增益。输出级采用前馈型AB类推挽放大器,实现轨到轨全摆幅输出。利用密勒补偿技术进行频率补偿,运算放大器工作稳定。仿真结果表明,在1.8V电源电压下,该运算放大器的直流开环增益为129.3dB,单位增益带宽为7.22MHz,相位裕度为60.1°,整个轨到轨共模输入范围内跨导的变化率为1.44%。 A novel high gain rail-to-rail operational amplifier circuit was designed in TSMC 0.18μm CMOS process.The input stage of the circuit was composed of only NMOS differential pairs.The level shift circuit and the two channel multiplexers were used to keep the input stage constant-gmin the rail-to-rail common mode range.A folded cascode amplifier architecture was used in the intermediate stage of the amplifier to ensure that the operational amplifier could achieve high gain.The rail-to-rail output was achieved by the feedforward class AB pushpull amplifier in the output stage.The Miller compensation was used to ensure that the operational amplifier could operate in a stable state.Simulation results showed that the DC open loop gain of the operational amplifier was 129.3 dB when the amplifier operated at 1.8 V power supply voltage,the unit gain bandwidth was 7.22 MHz,the phase margin was 60.1°,and the overall transconductance variation was only 1.44% over the rail-to-rail common mode input range.
作者 唐俊龙 黄思齐 罗磊 涂士琦 肖仕勋 龚磊 刘远治 谢海情 TANG Junlong;HUANG Siqi;LUO Lei;TU Shiqi;XIAO Shixun;GONG Lei;LIU Yuanzhi;XIE Haiqing(School of Physics & Electronic Science,Changsha University of Science & Technology,Changsha 410114,P.R.China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第4期458-462,共5页 Microelectronics
基金 国家科技支撑计划资助项目(2014BAH28F04) 国家自然科学基金资助项目(61404011) 湖南省自然科学基金资助项目(2015JJ3001) 湖南省教育厅科研资助项目(17K004)
关键词 恒跨导 高增益 轨到轨 运算放大器 constant-gm high gain rail-to-rail operational amplifier
作者简介 唐俊龙(1973-),男(汉族),湖南邵阳人,博士,副教授,研究方向为CMOS数字模拟集成电路设计。;黄思齐(1992-),男(汉族),湖南邵阳人,硕士研究生,研究方向为CMOS模拟集成电路设计。
  • 相关文献

参考文献4

二级参考文献21

  • 1李建中,汤小虎,魏同立.一种低电压CMOS折叠-共源共栅跨导运算放大器的设计[J].微电子学,2005,35(4):412-415. 被引量:23
  • 2杨银堂,李晓娟,朱樟明,韩茹.低压低功耗运算放大器结构设计技术[J].电路与系统学报,2005,10(4):95-101. 被引量:8
  • 3RAZAVIB.模拟CMOS集成电路设计[M].陈贵灿,程军,译.西安:西安交通大学出版社,2002:319-320.
  • 4ALLEN P E,HOLBERG D R.CMOS模拟集成电路设计[M].冯军,等译.第二版.北京:电子工业出版社,2005:228,611.
  • 5HUIJSING J H,LINEBARGER D. Low-voltage operationalamplifier with Rail-to-Rail input and output ranges[J].IEEEJournal of Solid-State Circuits , 1985 , 20(6) : 1144-1150.
  • 6AHMADI M M. An adaptive biased single - stage CMOSoperational amplifier with a novel Rail-to-Rail constant-gminput stage [J]. Analog Integrated Circuits and SignalProcessing , 2005 ,45( 1) : 71-78.
  • 7LIPKA B,KLEINE U. Design of a complementary folded -cascode operational amplifier [C ]. Proceedings of IEEEInternational SOC Conference. Belfast,North Ireland , 2009 :111-114.
  • 8WillyMCSansen.模拟集成电路设计精髓[M].陈莹梅,译.北京:清华大学出版社,2008.
  • 9Matthijs O Pardoen, Marc G R Degrauwe. A Rail - to - rail input/output cmos poyer amplifier [ C ]. IEEE Custom Inte- grated Circuits Conference, 1989.
  • 10Fischer J A, Koch R. A highly linear CMOS buffer amplifier [ J ]. IEEE Solid - State Circuits, 1987,22 (3) :330 - 334.

共引文献26

同被引文献49

引证文献9

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部