期刊文献+

基于时间触发架构的网络技术研究与设计 被引量:8

Network Technology Research and Dsign Based on Time-triggered Architecture
在线阅读 下载PDF
导出
摘要 随着航空电子系统架构朝着网络化的方向发展,机载电子系统时间关键性和安全关键性的通信应用需求加大,交互的信息量级不断提升,传统的机载总线技术已无法胜任。时间触发以太网(TTE)在引入了高精度时钟同步机制的基础上,采用一致性通信、故障容忍和冗余设计等技术提高了通信的实时性、稳定性和安全性。以TTE和时间触发协议(TTP)为例,综合TTE和TTP的优势,提出跨网段的一体式时间触发网络设计方法,为航空机载电子系统领域提供了基于时间触发架构的统一网络服务。 With the development of Avionics Technology and the enhanced aircraft functions, the development of avionics system architecture towards the direction of network, the airborne electronic system for time-critical and security-critical communication application requirement are increasing, information levels of interaction keep rising, and the traditional airborne data bus technology has not been competent enough. Time-Triggered Ethernet and Time-Triggered Protocol based on the introduction of a high-precision clock synchronization mechanism through consistent communication, fault-tolerance and redundancy design techniques are able to improve the timeliness, certainty and security of communication. Taking TTE and TTP as an example, combining the advantages of TTE and TTP, we propose a design method of across network segment in the field of time-triggered technology, which provides the unified network service based on time-triggered architecture for avionics system.
作者 张巍 蒋乐天 罗泽雄 ZHANG Wei JIANG Le-tian LUO Ze-xiong(Shanghai Jiaotong University, Shanghai 200240 China National Aeronautical Radio Electronics Research Institute,Shanghai 200241)
出处 《航空电子技术》 2017年第2期44-49,共6页 Avionics Technology
关键词 时间触发架构 时间触发以太网(TTE) 时间触发协议(TTP) 时钟同步 故障容忍 冗余设计 跨网段 time-triggered architecture(TTA) time-triggered ethernet time-triggered protocol (TTP) clock synchronization fault-tolerance redundancy design across network segment
作者简介 张巍(1983-),男,工程师。研究方向:航空机载计算机应用技术。 蒋乐天(1975-),男,教授。研究方向:嵌入式系统。 罗泽雄(1986-),男,工程师。研究方向:航空电子机载总线技术。
  • 相关文献

参考文献1

二级参考文献10

  • 1冯晓旺,蓝海文.新一代航空航天总线技术[J].航空制造技术,2012,55(3):98-99. 被引量:13
  • 2Mohamad,Julien D,Olivier R. Modelling field bus communications in mixed-signal embedded systems[J].EURASIP Journal on Embedded Systems,2008,(10):51-54.
  • 3Jovanovic M,Starcevic D,Obrenovic Z. Designing aircraft cockpit displays:borrowing from multimodal user interfaces[J].Transactions on Computational Science,2009.55-65.
  • 4Pike K. A note on inconsistent axioms in Rushby's systematic formal veri tolerant time-triggered algorithms[J].{H}IEEE Transactions on Software Engineering,2006,(05):347-348.
  • 5Chimerel D M,Patrascu C,Anghel S. On the de velopment of a real time ethernet switch for ultra-highly dependable applications[A].New York:IEEE,2012.237-242.
  • 6Kopetz H,Ademaj A,Grillinger P. The time triggered ethernet (TTE) design[A].New York:IEEE,2005.521-524.
  • 7Steiner W,Bauer G,Hall B. TTEthernet:time triggered ethernet in time-triggered communication[M].Boca Raron:CRC Press Inc,2011.
  • 8Steiner W,Bauer G. TTEthernet dataflow concept[A].New York:IEEE,2009.319-322.
  • 9Steiner W,Dutertre B. SMT based formal verification of a TTEthernet synchronization function in formal methods for industrial critical systems[J].Computer Science,2010,(71):148-163.
  • 10马贵斌,周国奇,田珂.军用数据总线技术发展综述[J].电光与控制,2010,17(6):48-53. 被引量:22

共引文献13

同被引文献69

引证文献8

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部