期刊文献+

基于多目标免疫算法的NoC映射优化 被引量:4

No C Mapping Optimization Based on Multi-objective Immune Algorithm
在线阅读 下载PDF
导出
摘要 片上网络映射算法对系统的功耗、可靠性等性能有重大影响。引入新的抗体初始化算子和抗体变异算子,提出一种多目标映射免疫算法,以降低系统功耗,提高系统可靠性,避免产生额外的资源开销。算法中新的抗体初始化算子利用贪心算法产生初始抗体,新的抗体变异算子通过交换IP核位置减小通信距离,对解进行优化,从而降低由变异随机性产生的退化风险。根据网络的动态特性,提出一种新的功耗模型,使得功耗计算更准确。仿真结果表明,该算法能够有效降低功耗,提高可靠性。 Network-on-Chip( No C) mapping algorithm has significant impact on system power consumption,reliability and other performances. A new M ulti-objective M apping Immune Algorithm based on Energy and Reliability( M M IAER)is proposed to decrease pow er consumption and increase system reliability w ithout additional overhead added. The M M IAER is constructed by designing a new antibody initialization operator and a new mutation operator based on basic immune algorithm. The new antibody initialization operator of M M IAER generates the initial antibodies by greedy algorithm,and therefore,the quality of the initial solutions is improved. The new antibody mutation operator reduces the communication distance and optimizes the solutions through exchanging positions of Intellectual Property( IP) cores,and therefore,the new antibody mutation operator decreases the degradation risk due to the randomness. With the dynamic character of the netw ork,a new pow er consumption model is proposed to make the calculation of pow er consumption more accurately. Simulation results indicate that the M M IAER can decrease the pow er consumption and increase the system reliability effectively.
出处 《计算机工程》 CAS CSCD 北大核心 2015年第4期316-321,共6页 Computer Engineering
基金 国家自然科学基金资助项目(61373027) 山东省优秀中青年科学家奖励基金资助项目(BS2009DX024 BS2010DX013) 山东省自然科学基金资助项目(ZR2012FM023) 山东省高校科技计划基金资助项目(J09LG34)
关键词 片上网络 片上系统 多目标映射 免疫算法 低功耗 可靠性 Network-on-Chip(No C) System-on-Chip(So C) multi-objective mapping immune algorithm low power consumption reliability
作者简介 吕兴胜(1988-),男,硕士研究生,主研方向:片上网络; 李光顺、副教授。 吴俊华,副教授。
  • 相关文献

参考文献12

  • 1Xiao-Hang Wang,Peng Liu,Mei Yang,Maurizio Palesi,Ying-Tao Jiang,Michael C Huang.Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip[J].Journal of Computer Science & Technology,2013,28(1):54-71. 被引量:5
  • 2Choudhary N, Gaur M S, Laxmi V, et al. Genetic Algorithm Based Topology Generation for Application Specific Network-on-Chip [ C ]//Proceedings of IEEE International Symposium on Circuits and Systems. Washington D. C. ,USA :IEEE Press ,2010:3156-3159.
  • 3王雷,凌翔,胡剑浩.异构多核协作系统的混沌离散粒子群NoC映射算法[J].计算机科学,2011,38(9):298-303. 被引量:3
  • 4Liu Yuanhang,Ruan.Ying, Lai Zongsheng, et al. Energy and Thermal Aware Mapping for Mesh-based NoC Architectures Using Multi-objective Ant Colony Algorithm [ C ]//Proceedings of the 3rd International Conference on Computer Research and Development. Washington D. C. , USA : IEEE Press ,2011:407-411.
  • 5Feng Chaochao, Lu Zhonghai, Jantsch A, et al. Addressing Transient and Permanent Faults in NoC with Efficient Fault-tolerant Deflection Router [ J ]. IEEE Transactions on Very Large Scale Integration Systems, 2013,21 (6) :1053-1066.
  • 6欧阳一鸣,胡春雷,梁华国,谢涛.基于双端口RNI的容错NoC架构[J].计算机工程,2012,38(13):237-239. 被引量:2
  • 7Alamian S S,Fallahzadeh R, Hessabi S, et al. A Novel Test Strategy and Fault-tolerant Routing Algorithm for NoC Routers [ C ]//Proceedings of the 17 th International Symposium on Computer Architecture and Digital Systems. Washington D. C. , USA: IEEE Press, 2013 : 133-136.
  • 8Ebrahimi M, Daneshtalab M,Plosila ]. High Performance Fault-tolerant Routing Algorithm for NoC-based Many- core Systems [ C]//Proceedings of the 21st Euromicro International Conference on Parallel, Distributed and Network-based Processing. Washington D. C., USA: IEEE Press ,2013:462-469.
  • 9陈庆强,罗兴国,陈韬,刘静,张士鉴.一种邻节点状态感知的NoC可重构容错路由[J].小型微型计算机系统,2013,34(6):1365-1370. 被引量:5
  • 10Murali S, Theocharides T, Vijaykrishnan N, et al. Analysis of Error Recovery Schemes for Networks-on- Chips [J ]. IEEE Design & Test of Computers, 2005,22 ( 5 ) :434442.

二级参考文献55

  • 1Marculescu R, Ogras U Y, Peh L-S, et al. Outstanding Research Problems in NoC Design.. System, Microarchitecture, and Circuit Perspectives[J]. IEEE Transaction on Computer-aided Design of Integrated Circuits and systems, 2009,28 (1) : 3-21.
  • 2Kahng A B, Li Bin, Peh L-S, et al. ORION 2.0:A fast and accurate No(2 power and area model for early-stage design space exploration[C]//Proceedings of Design, Automation and Test in Europe. 2009 : 423-428.
  • 3Singh A K, Wu Ji-gang, Prakash A, et al. Mapping algorithms for NoC-based heterogeneous MPSoC platforms[C]//12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. 2009:133-140.
  • 4Ghosh P, Sen A. Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints [C]// Proceedings of the 2010 ACM Symposium on Applied Computing. 2010:535-541.
  • 5Hu J, Marculescu R. Energy- and performance-aware mapping for regular NoC architectures[J]. IEEE Transaction on Computer-aided Design of Integrated Circuits and Systems, 2005, 24 (4) : 551-562.
  • 6Sotiriadis P P. Interconnect modeling and optimization in deep sub-micron technologies [D]. Cambridge, USA: Massachusetts Institute of Technology, 2002 : 23-202.
  • 7Afshinmanesh F, Marandi A, RahimisKian A. A Novel Binary Particle Swarm Optimization Method Using Artificial Immune System[C]//EUROCON 2005 - The International Conference on Computer as a Tool. 2005,1:217-220.
  • 8Van der Tol E B,Jaspers E G T. Mapping of MPEC-4 decoding on a flexible architecture platform[C]///Proceedings of SPIE- Media Processors. 2002,4674 : 1-13.
  • 9Pavlidis V F, Friedman E G. 3-D topologies for networks-on- chip. IEEE Trans. Very Large Scale Integration Systems, 2007, 15(10): 1081-1090.
  • 10Davis W R, Wilson J, Mick S et al. Demystifying 3D ICs: The pros and cons of going vertical. IEEE Design and Test of Computers, 2005, 22(6): 498-511.

共引文献11

同被引文献44

  • 1MARCULESCU R,OGRAS U Y,PEH L S,et al.Outstanding research problems in No C design:system,micro-architecture,and circuit perspectives[J].IEEE Transactions on Computeraided Design of Integrated and Systems,2009,28(1):3-21.
  • 2SALEHI M E,MOHAMMADI S,FAKHRAIE S M,et al.Energy/throughput trade-off in a fully asynchronous No C for GALS-based MPSo C architectures[C].In Proc.5th International Conference on Design and Technology of Integrated Systems in Nanoscale Era(DTIS),Hammamet,Tunisia,2010:1-6.
  • 3BOGDAN P,MARCULESCU R.Non-stationary traffic analysis and its implications on multicore platform design[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011,30(4):508-519.
  • 4TOSUN S.New heuristic algorithms for energy aware application mapping and routing on mesh-based No Cs[J].Journal of Systems Architecture,2011,57(1):69-78.
  • 5陈亦鸥.面向实时复杂系统的片上网络架构及映射技术研究[D].成都:电子科技大学,2013.
  • 6Zhou Liyang,Jing Ming’e,Zhong Liulin,et al.Taskbinding based branch-and-bound algorithm for No C mapping[J].Circuits and Systems,2012,3(3):648-651.
  • 7SEPU′LVEDA M J,WANG J C,GOGNIAT G,et al.A multi-objective adaptive immune algorithm for multiapplication No C mapping[J].Analog Integr.Circ.&Sig.Process,2012,73(3):851-860.
  • 8SAHU P K,MANNA K,SHAN T,et al.A constructive heuristic for application mapping onto mesh based Network-on-Chip[J].Journal of Circuits,Systems,and Computers,2015,24(8):126-155.
  • 9TERRY T Y,LUCA B,GIOVANNI D M.Analysis of power consumption on switch fabrics in network routers[C].In Proc.39th annual Design Automation Conference,New Orleans,USA,2002:524-529.
  • 10Nirgam(V2.0)[EB/OL].(2013-12-20)[2016-03-08].http://nirgam.ecs.soton.ac.uk.

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部