期刊文献+

Sn60Pb40焊层在热循环过程中蠕变行为的仿真研究

Simulation Study on Creep Behavior for Sn60Pb40 Welding Layer during Thermal Recycle
在线阅读 下载PDF
导出
摘要 文中采用ANAND焊点本构关系模型描述了Sn60Pb40焊层蠕变行为,通过MARC有限元软件模拟了电子封装器件Sn60Pb40焊层在热循环中的蠕变过程,研究了Sn60Pb40焊层的蠕变应变最大值出现的位置,分析了封装结构热失配和焊层厚度对Sn60Pb40焊层蠕变应变的影响。结果表明:焊层边角处最早发生蠕变断裂,降低封装结构热失配程度和优化焊层厚度均可减小Sn60Pb40焊层的蠕变变形。该研究结果不仅为封装结构的热匹配优化设计提供了新的思路,也为预测焊层蠕变断裂位置和优化工艺提供了技术支持。 In this paper,the creep behavior for Sn60Pb40 welding layer,which is described using ANAND solder constitutive relation model,is simulated by MARC software during thermal cycle. The location of maximum equivalent creep strain for the welding layer is studied and the influence of electronic package structure thermal mismatch and welding layer thickness on Sn60Pb40 creep behavior is analyzed. The results show that the welding layer creep fracture first appear at the corner,and the Sn60Pb40 welding layer creep strain can be reduced by decreasing the package structure thermal mismatch and optimizing welding layer thickness. The results provide a new thought of package structure thermal match optimization design and technical support for the prediction of the welding layer creep fracture location and the optimization of process.
作者 杨静 王志海
出处 《电子机械工程》 2015年第1期42-45,共4页 Electro-Mechanical Engineering
关键词 Sn60Pb40焊层 蠕变应变 热循环 热失配 Sn60Pb40 welding layer creep strain thermal recycle thermal mismatch
作者简介 杨静(1982-),女,博士,工程师,主要从事结构力学仿真研究。
  • 相关文献

参考文献3

二级参考文献17

  • 1和平,彭瑶玮,乌健波,孟宣华,何国伟.vf-BGA封装焊球热疲劳可靠性的研究[J].Journal of Semiconductors,2004,25(7):874-878. 被引量:6
  • 2许杨剑,刘勇,梁利华,余丹铭.芯片封装焊球连接疲劳寿命预测分析——能量法和有效应变法之比较[J].应用力学学报,2005,22(2):279-284. 被引量:2
  • 3Lee W W,Nguyen L T,Selvaduray G S. Solder joint fatigue models:review and applicability to chip scale package. Microelectron Reliab, 2000,40 : 231
  • 4Darveaux R. Effect of simulation methodology on solder joint crack growth correlation. Proceedings of 50th Electronic Components and Technology Conference , 2000 :1048
  • 5Zahn B A. Finite element based solder joint fatigue life predictions for a same die size-stacked-chip scale-ball grid array package. Proceedings of SEMI/IEEE International Electronics Manufacturing Technology Symposium, 2002:274
  • 6LaU P,Islam M N,Singh N,et al. Model for BGA and CSP reliability in automotive underhood applications. IEEE Transactions on Components and Packaging Technologies,2004,27(3):585
  • 7Chen X,Chen G, Sakane M. Prediction of stress-strain relationship with an improved Anand constitutive model for lead-free solder Sn-3.5Ag. IEEE Transactions on Components and Packaging Technologies,2005,28(1) :111
  • 8Lau J H,Lee S W R. Modeling and analysis of 96. 5Sn-3.5Ag lead-free solder joints of wafer level chip scale package on buildup microvia printed circuit board. IEEE Transactions on Electronics Packaging Manufacturing,2002,25(1):51
  • 9Ase Kaohsiung. CSP VFBGA. 2005. http: ff www. asetwn.com. tw/content/2-4-1, html. Cited 20 Jan 2006
  • 10WANG G Z,CHENG Z N,BECKER K,et al. Applying Anand model to represent the viscoplastic deformation behavior of solder alloys [J]. ASME J Electronic Packaging, 2001, 123 (3) :247-253.

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部