期刊文献+

具有非均匀交叉分布P柱区的新型高压SJ LDMOS结构(英文)

Novel High Voltage SJ LDMOS Structure with Non-uniform Cross-distributed P-pillar
在线阅读 下载PDF
导出
摘要 提出一种具有非均匀交叉分布P柱区(NCDP)的新型超结(SJ)LDMOS,NCDP SJ由一排嵌入在N漂移区的P柱区组成。该超结结构通过减少P区电荷来确保漂移区电荷平衡并且抑制了衬底辅助耗尽(SAD)效应,使得漂移区有均匀电场,器件获得一个高的击穿电压(BV)。另外,由于交叉分布的P柱区被N型区域包围着,目前工艺技术导致的电荷掺杂轻微不平衡对器件的性能影响在文中研究的结构中相对更小。仿真结果表明文中提出的漂移区为15μm的器件耐压达到22V/μm,相比于常规超结(CSJ)LDMOS提高了100%,击穿电压达到330V。 A novel super junction(SJ)LDMOS structure with non-uniform cross-distributed P-pillar(NCDP)is proposed.The NCDP SJ consists of an array of P-pillars which is embedded in the N-type drift region.The studied SJ structure ensures the charge balance in the drift region and suppresses the substrate-assisted depletion(SAD)effect by cutting down P-pillar charge,which brings out the uniform electric field in the drift region and high breakdown voltage(BV).In addition,SJ structure in the proposed device is less sensitive to the effect of slightly unbalanced doping charges,due to the design of cross-distributed P-pillar surrounded by the N-pillar.Simulation results indicate that the average value of lateral electric field of the proposed device reaches 22V/μm at a 15μm drift length,with increase of 100%in comparison with conventional SJ-LDMOS(CSJ LDMOS),resulting in a breakdown voltage of 330 V.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2014年第5期465-469,475,共6页 Research & Progress of SSE
基金 国家自然科学基金资助项目(61274077) 电子薄膜与集成器件国家重点实验室资助项目(KFJJ201205) 桂林电子科技大学研究生教育创新计划资助项目(GDYCSZ201416)
关键词 超结 横向双扩散金属氧化物半导体晶体管 衬底辅助耗尽效应 击穿电压 super junction(SJ) lateral double-diffused MOS transistor substrate-assisted depleted(SAD)effect breakdown voltage
作者简介 朱辉 男,江西瑞金人,桂林电子科技大学研究生。 李海鸥 男,汉族,湖南娄底人,教授,2006年在中国科学院微电子研究所获得博士学位,2006~2010年期间在香港科技大学首席教授KeiMayLuo实验室(PTC)做博士后。联系作者:E-mail:290557482@qq.com 李琦 男,汉族,内蒙古包头人,教授,2008年在电子科技大学获得博士学位,研究方向为功率器件、数模IC、电路与系统。
  • 相关文献

参考文献14

  • 1Parpaa Z,Salama C A T.Optimization of RESURF LDMOS transistors:An analytical approach electron devices[J].Electron Device,1990,37(3):789-796.
  • 2Xiang F,Wang Z,Wen H J,et al.A novel triple RESURF LDMOS with partial N+buried layer[C].Proc ICSICT,2012:1-3.
  • 3Kong M F,Du W F,Chen X B.Study on dual channel n-p-LDMOS power devices with three terminals[J].Electron Devices,2013,60(10):3508-3514.
  • 4Luo X R,Lei T F,Wang Y G,et al.Low on-resistance SOI dual-trench-gate MOSFET[J].Electron Device,2012,59(2):504-509.
  • 5Yang S M,Tseng W C,Sheu G.Dependence of breakdown voltage on drift length and linear doping gradients in SOI RESURF LDMOS devices[C].Proc ICEMI,2009:594-597.
  • 6Hardikar S,Tadikonda R,Green D W,et al.Realizing high-voltage junction isolated LDMOS transistor with variation in lateral doping[J].Electron Device,2004,51(12):2223-2228.
  • 7Yu C,Liang Y C,Samudra G S,et al.Progressive development of super junction power MOSFET devices[J].Electron Devices,2008,55(1):211-219.
  • 8Park I Y,Salama C A T.New super junction LDMOS with N-buffer layer[J].Electron Device,2006,53(8):1909-1913.
  • 9Wang W L,Zhang B,Chen W J,et al.High voltage SOI SJ-LDMOS with dynamic buffer[J].Electronics Letters,2009,45(9):478-479.
  • 10Denison M,Xie Y Z,Estl H.Investigation of a dual channel N/P-LDMOS and application to LDO linear voltage regulation[C].Proc ESSDERC,2010:277-280.

二级参考文献16

  • 1Appels J A,Collet M G,Hart P A H,et al.Thin layer highvoltage devices (RESURF devices).Philips Journal of Research,1980,35 (1):1
  • 2Stupp E H,Colak S,Ni J.Low specific on-resistance 400V LDMOST.IEDM Dig,1981:426
  • 3He Jin,Zhang Xing,Wang Yangyuan.Linearly varying surface-implanted n-layer used for improving trade-off between breakdown voltage and on-resistance of RESURF LDMOS transistor.Microelectronics Journal,2001,32:969
  • 4Hossain Z,Imam M,Fulton J,et aI.Double-RESURF 700V N-channel LDMOS with best-in-class on-resistance.Proc Int ISPSD Conf,2002:137
  • 5Duan Baoxing,Zhang Bo,Li Zhaoji.A new partial SOI power device structure with p-type buried layer.Solid-State Electron,2005,49(12):1965
  • 6Duan Baoxing,Zhang Bo,Li Zhaoji.New thin-film power MOSFET's with a buried oxide double step structure.IEEE Electron Device Lett,2006,27(5):377
  • 7Chen X B,Sin J K O.Optimization of the specific on-resistance of the COOLMOSTM.IEEE Trans Electron Devices,2001,48:344
  • 8Nassif-Khalil S G,Salama C A T.SJ/RESURF LDMOST.IEEE Trans Electron Devices,2004,51:1185
  • 9Nassif-Khalil S G,Salama C A T.Super junction LDMOST in a silicon-on-sapphire substrate.IEEE Trans Electron Devices,2003,50:1385
  • 10Ng R,Udrea F,Sheng K,et al.Lateral unbalanced super junction (USJ)/3D-RESURF for high break-down voltage on SOI.Int Symp Power Semiconductor Devices and ICs (ISPSD),2001:395

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部