期刊文献+

基于嵌入式MPMC接口的内存访问机制

Memory Access Mechanism Based on Embedded MPMC Interface
在线阅读 下载PDF
导出
摘要 为满足用户不同的设计需求,采用将MicroBlaze软核的嵌入式子系统与综合软件环境设计相结合的设计方式。在现场可编程门阵列设计中,需要反复访问较大数据模板,在板级调试时因板上资源限制,数据模板不能进行板级功能验证。为此,利用嵌入式系统提供的多端口存储控制器(MPMC)接口将数据文件下载到目标板的指定位置,访问已下载的数据并完成功能验证。实验结果表明,该架构设计合理,板上资源占用少,能够满足设计的时序和逻辑要求,较好地完成内存调度。 Working of Integrated Software Environment(ISE) design combined with embedded subsystem based on MicroBlaze soft core has a great agility and can meet the consumer's different requirements. During the design of Field Programmable Gate Array(FPGA) which has a case of frequently accessing a large data template, it can not execute the function validation of the design because the template is so large that it can not generate the programming file, which must go through the processes of synthesize and implement. To tackle this problem, a development method of FPGA design combined with MicroBlaze soft core is selected. It can download the data file into the specified location by the ports of Multi-port Memory Controller(MPMC) which provides the embedded subsystem to fulfill the function validation. Experimental result shows that the design is reasonable, the utilization of resource on board is low, the requirement of timing and logic constraints is satisfied.
出处 《计算机工程》 CAS CSCD 2012年第13期231-233,共3页 Computer Engineering
基金 河南省自然科学基金资助项目(092300410035)
关键词 嵌入式系统 软核 多端口存储控制器 内存访问 功能验证 embedded system soft core Multi-port Memory Controller(MPMC) memory access function verification
作者简介 常振超(1987-),男,硕士研究生,主研方向:存储控制器,嵌入式系统;E-mail:changzhencha01987@126.com 张兴明,教授; 杨镇西,工程师; 张丽,讲师
  • 相关文献

参考文献7

  • 1张宇,冯丹.针对Xilinx可编程片上系统的硬件加速方案的研究[J].小型微型计算机系统,2010,31(6):1147-1151. 被引量:4
  • 2杨浩强.基于EDK的FPGA嵌入式系统开发[M].北京:机械工业出版社,2008.
  • 3李红英,黄世震.基于FPGA的嵌入式以太网与Matlab通信系统的设计[J].电子技术(上海),2010(5):54-56. 被引量:3
  • 4Milos.Implement of Configurable System on a Chip withMicroblaze Processor[C]//Proceedings of the InternationalConference on Programmable Devices and Systems.Cracow,Poland:[s.n.],2004:274-277.
  • 5Xilinx.Multi-port Memory Controller V5.02.a[Z].2009.
  • 6Xilinx.XUPV5-LX110T BSB Design Creation Using 12.2 EDKBase System Builder[Z].2010.
  • 7Xilinx.ML505/ML506/M L507 Evaluation Platform User GuideUG347 V3.1.2[Z].2011.

二级参考文献12

  • 1Dally W J,Balfour J,et al.Efficient embedded computing[J].Computer,2008,41(7):27-32.
  • 2Xilinx Inc.Virtex-II Pro Platform FPGAs[EB/OL].www.xilinx.com/virtex2pro,2008,6.
  • 3Altera Inc.Excalibur embedded processor[EB/OL].www.altera.com/virtex2pro,2008,6.
  • 4Atmel Inc.Field programmable system level integrated circuits(FPSLIC devices)[EB/OL].www.atmel com/products/FPSLIC,2008,8.
  • 5Lagger A,Upegui A,Sanchez E,et al.Self-reconfigurable pervasive platform for cryptographic application[C].International Conference on Field Programmable Logic and Applications,2006,8,1-4.
  • 6Felix Mhlbauer,Christophe Bobda.A dynamic reconfigurable hardware/software architecture for object tracking in video streams[J].EURASIP Jounal on Embedded Systems,2006,1,16-16.
  • 7Milos.Implement of configurable system on a chip with microblaze processor[C].Proceedings of the International Conference on Programmable Devices and Systems,PDS′2004,Cracow,Poland,17-18 November 2004,274-277.
  • 8Hemani A,Jantsch A,Kumar S,et al.Network on chip:an architecture for billion transistor era[C].In IEEE NorChip Conference,2000:214-218.
  • 9Kumar R,Zyuban V,Tullsen D M.Interconnections in multi-core architectures:understanding mechanisms,overheads and scaling[C].Proceedings 32nd International Symposium on Computer Architecture,2005:408-419.
  • 10OpenCores.AES project[EB/OL].http://www.opencores.org/,2008,9.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部