期刊文献+

一种GSM无线发射系统中的低功耗数模转换器 被引量:5

A Low-power Digital-to-analog Converter for GSM Wireless Transmitters
在线阅读 下载PDF
导出
摘要 针对GSM标准无线发射系统中数模转换器(DAC)的要求,分析了影响其性能和功耗的限制因素,并在SMIC 0.13μm CMOS工艺1.2 V电源电压下设计了一款10位电流驱动型数模转换器(Current-steering DAC)。使用最佳拟合线的算法衡量电流源匹配的随机误差对DAC静态非线性的影响,使得DAC的电流源阵列的面积只有0.02 mm2,而DAC的整体面积也只有0.04 mm2。测试结果表明,DAC的积分非线性(INL)和差分非线性(DNL)分别为0.62 LSB和0.68 LSB,GSM标准信号带宽内的无杂散动态范围(SFDR)为72 dB,整体功耗低于1.4 mW。 This paper focuses on the requirements of the digital-to-analog converters(DACs) for GSM wireless transmitters,and analyzes the limiting factors of the performance and power consumption. A 10 bit current-steering DAC is realized in SMIC 0.13-μm CMOS technology with 1.2 V supply voltage.The influence of current source mismatch on the DAC static linearity is taken into account by means of the Best-Fit line method,which only requires a 0.02 mm2 current source matrix area and a 0.04 mm2 DAC core area.The measured integral nonlinearity(INL) and differential nonlinearity(DNL) are 0.62 LSB and 0.68 LSB,respectively,and the measured spurious free dynamic range(SFDR) is 72 dB for signals in bandwidth at 16 MS/s clock.The DAC total power consumption is below 1.4 mW.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2011年第1期90-94,101,共6页 Research & Progress of SSE
基金 国家高科技研究与发展863重大专项(2009AA011600) 复旦大学青年科学基金项目(09FQ33) 专用集成电路与系统国家重点实验室自主课题面上项目(09MS008)
关键词 无线发射系统 低电压 低功耗 电流驱动型数模转换器 wireless transmitter low voltage low power current-steering DAC
作者简介 惠志达(HUI Zhida)男,2007年获中国科学技术大学理学学士学位,现在复旦大学攻读集成电路设计硕士学位,主要从事模拟、数模混合电路领域的研究工作。 袁宇丹(YUAN Yudan)女,2008年获西安交通大学微电子学学士学位,现在复旦大学攻读集成电路设计硕士学位,主要从事模拟、数模混合电路领域的研究工作。 程旭(CHENG Xu)男,复旦大学微电子研究院助理研究员,分别于1999年和2002年获得复旦大学微电子学学士和硕士学位,于2007年在University College Cork,Ireland获得博士学位,在复旦大学微电子学研究院任助理研究员,从事混合信号电路设计研究工作。联系作者:E-mail:chengxu@fudan.edu.cn
  • 相关文献

参考文献10

  • 1Maeda T,Matsuno N,Hori S,et al.A low-power dual-band triple-mode WLAN CMOS transceiver[C].IEEE ISSCC Digest of Technical Papers,2005:100-101.
  • 2Ghittori N,Vigna A,Malcovati P,et al.1.2-V low-power multi-mode DAC + Filter blocks for reconfig-urable (WLAN/UMTS,WLAN/Bluetooth) Transmitters[J].IEEE Journal of Solid-state Circuits,2006,51(9):1970-1982.
  • 3Seedher A,Tadeparthy P,Satheesh K A S,et al.Automated design of a 10-bit 80Msps WLAN DAC for linearity and low-area[C].IEEE International Symposium on Circuits and Systems,ISCAS,2005,6:5545-5548.
  • 4Seo D,McAllister G H.A low-spurious low-power 12-bit 160-MS/s DAC in 90-nm CMOS for baseband wireless transmitter[J].IEEE Journal of Solid-state Circuits,2007,42(3):486-495.
  • 5Van den Bosch A,Borremans M,Steyaert M,et al.A 10-bit 1-GSample/s nyquist current-steering CMOS D/A converter[J].IEEE Journal of Solid-state Circuits,2001,36(3):315-324.
  • 6Bastos J,Marques A M,Steyaert M,et al.A 12-bit intrinsic accuracy high-speed CMOS DAC[J].IEEE Journal of Solid-State Circuits,1998,33(12):1959-1969.
  • 7Razavi B.Principles of Data Conversion System Design[M].New York:IEEE Press,1995.
  • 8Schofield W,Mercer D,St Onge L.A 16 b 400MS/s DAC with 《-80 dBc IMD to 300 MHz and 《-160 dBm/Hz noise power spectral density[C].IEEE ISSCC Digest of Technical Papers,2003:126-127.
  • 9Van den Bosch A,Steyaert M,Sansen W.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[C].IEEE ICECS Proceedings of International Conference on Electronics,Circuits and Systems,1999,3:1193-1196.
  • 10Lee D H,Lin Y H,Kuo T H.Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme[J].IEEE Transactions on Circuits and Systems II,Express Briefs,2006,53 (11):1264-1268.

同被引文献14

  • 1应建华,刘强.电压型R-2R梯形网络DAC线性误差分析方法[J].微电子学,2006,36(3):257-260. 被引量:9
  • 2苏禹,刘保华,匡光力,杜少武,黄河,丁同海,张健.DNB电源监控系统的设计探讨[J].核电子学与探测技术,2006,26(6):845-848. 被引量:4
  • 3Bagheri R, M-rzaei A, Chehrazi S, et al. Art 800 MHz to 6 GHz software-defined wireless receiver in 90 nm CMOS [J]. IEEE J Solid-state Circuits, 2006, 41 (12) : 2860-2876.
  • 4Craninckx J, Liu M, Hauspie D, et al. A fully recon- figurable software-defined radio transceiver in 0. 13 tim CMOS [C]. IEEE ISSCC Dig Tech Papers, 2007: 346-607.
  • 5Wang Weiwei, Chang Xuegui, Wang Xiao, et al. A 4^th-order reconfigurable analog baseband filter for software-defined radio applications [J]. Journal of Semiconductors, 2011, 32(045008) : 1-8.
  • 6Baschirotto A, D'Amico S, De Matteis M. Advances on analog filters for telecommunications [C]. IEEE Advanced Signal Processing, Circuits, and System Design Techniques for Communications, 2006: 131- 168.
  • 7Du Dingkun, Li Yongming, Wang Zhihua,et al. An active-RC complex filter with mixed signal tuning sys- tem for low-IF re-ceiver[C]. IEEE Asia Pacific Con- ference on Circuits and Systems, 2006 : 1031-1034.
  • 8Li Li, Ma Jun, Zeng Xiaoyang, et al. A multi-mode 1 V DAC H-filter in 65 nm CMOS for reconfigurable (GSM, TD-SCDMA and WCDMA) transmitters [C]. IEEE International Conference on ASIC, 2011: 504-507.
  • 9Vito Giannini, Jan Craninckx, Andrea Baschirotto, et al. Flexible baseband analog circuits for software-de- fined radio front-ends [J]. IEEE J Solid-state Cir- cuits, 2007, 42(7): 1501-1512.
  • 10Kousai S, Hamada M, Ito R, et al. A 19.7 MHz, fifth-order active-RC Chebyshev LPF for draft [J]. IEEE J Solid-state Circuits, 2007, 42(11): 2326- 2337.

引证文献5

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部