期刊文献+

基于数据流的指令级功耗建模方法 被引量:2

Instruction Level Power Consumption Modeling Method Based on Dataflow
在线阅读 下载PDF
导出
摘要 在SoC系统中,嵌入式CPU内部的复杂性和应用需求使得其指令级功耗建模十分困难,为此提出了一种基于数据流的指令级功耗建模方法,考虑到了CPU内部信号变化对功耗的影响。采用包括了所有指令类型的7个算法程序作为样本的验证结果显示该模型具有较快的执行速度和稳定的计算精度,可以为低功耗EDA软件设计提供指导。 The verification and estimation for power consumption in embedded microprocessor of SoC is very difficult due to the complexity of CPU itself and the application demand, so the instruction-level power consumption modeling method is put forward based on the dataflow, which takes the power consumption produced by the internal signal changes into consideration. The results of the test using seven arithmetic procedures including all instruction types show that the model has a faster speed and stable calculation accuracy, and can offer guidance for low-power EDA software design.
出处 《探测与控制学报》 CSCD 北大核心 2010年第1期19-22,29,共5页 Journal of Detection & Control
关键词 数据流 功耗建模 指令级 SOC 嵌入式 dataflow power consumption modelling instruction level SoC embedded
作者简介 作者简介:曹庆年(1963-),男,山东济南人,硕士,教授,研究方向:计算机体系结构及嵌入式系统。E-mail:qncao@126.com。
  • 相关文献

参考文献5

  • 1Russel J T, Jacome M F. Software Power Estimation for High Performance 32-bit Embedded Processors[ C]// Washington DC: IEEE Computer society, 1998 : 328-333.
  • 2Brandoless C, Fornaciari W. An Instruction-level Functionality-based Energy Estimation Model for 32-bits Microprocessors proceedings of 37th Annal Design automation conference [C]//New York: ACM press, 2000 : 346-351.
  • 3Sami M, Sciuto D, Silvano C, et al. Instruction-level power estimation for embedded VLIW cores [C]//proceedings of 8th International workshop on hardwear softwear codesign. New York: ACM press, 2000 : 34-38.
  • 4黄琨,章隆兵,胡伟武,张戈.一种基于龙芯CPU的结构级功耗评估新方法[J].计算机研究与发展,2007,44(5):782-789. 被引量:4
  • 5朱建,王晓丰.EMSIM中指令仿真与功耗模拟的研究[J].硅谷,2009,2(2):30-31. 被引量:1

二级参考文献10

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2R Gonzalez, M Horowitz. Energy dissipation in general purpose microprocessors [J]. IEEE Journal of Solid-State Circuits, 1996, 31(9): 1277-1284.
  • 3D Brooks, P Bose, V Srinivasan, et al. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors [J]. IBM Journal of Research & Development, 2003, 47(5/6): 653-670.
  • 4M K Gowan, L L Biro, D B Jackson. Power consideration in the design of the alpha 21264 microprocessor [C]. In: Proc of the IEEE/ACM Design Automation Conference. New York: ACM Press, 1998. 726-731.
  • 5Cameron McNairy, Rohit Bhatia. Montecito: A dual-core, dual-thread Itanium processor [J]. IEEE Micro, 2005, 25(2): 10-20.
  • 6Poonacha Kongetira, Kathirgamar Aingaran, Kunle Olukotun. Niagara: A 32-way multithreaded Sparc processor [J]. IEEE Micro, 2005, 25(2): 21-29.
  • 7J A Kahle, M N Day, H P Hofstee, et al. Introduction to the cell multiprocessor [J]. IBM Journal of Research & Development, 2005, 49(4/5): 589-604.
  • 8D Brooks, V Tiwari, M Martonosi. Wattch: A framework for architectural-level power analysis and optimizations [C]. In: Proc of the ISCA-27. Los Alamitos, CA: IEEE Computer Society Press, 2000. 83-94.
  • 9N Vijaykrishnan, M Kandemir, M Irwin, et al. Energy-driven integrated hardware-software optimizations using simple power [C]. In: Proc of the ISCA-27. Los Alamitos, CA: IEEE Computer Society Press, 2000. 95-106.
  • 10Jan M Rabaey, Anantha Chandrakasan, Borivoje Nikolic. Digital Integrated Circuits: A Design Perspective [C]. Englewood Cliffs, NJ: Prentice Hall, 2004.

共引文献3

同被引文献8

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部