期刊文献+

延迟优化的片上网络低功耗映射 被引量:3

Low-power mapping with delay optimized on NoC
在线阅读 下载PDF
导出
摘要 片上网络(NoC)是解决传统基于总线的片上系统(SoC)所面临的功耗、延迟、同步和信号完整性等挑战的有效解决方案。功耗和延迟是NoC设计中的重要约束和性能指标,在设计的各个阶段都存在着优化空间。基于蚁群优化算法,通过通信链路上并发通信事件的均匀分布来降低NoC映射阶段的功耗和延迟。仿真实验表明,与链路通信量负载均衡的方法相比,该方案能进一步在拓扑映射阶段优化功耗和延迟。 NoC is an effective solution for challenges faced by the traditional bus-based SoC, such as power, delay, synchro- nization and signal integrity and so on. Power consumption and delay are important design constraints and performance metrics, and have optimizing space in all stages of design. Based on the ant colony optimization algorithm, the proposed approach reduced the power consumption and delay through the uniform distributed of the link concurrent communication events on NoC topology mapping phase. Simulation results show that solution compared to the link traffic balancing method can further optimize the power consumption and delay in topology mapping stage.
出处 《计算机应用研究》 CSCD 北大核心 2009年第10期3676-3679,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(60673061)
关键词 片上网络 映射 低功耗 延迟 蚁群优化 network-on-chip(NoC) mapping low-power latency ant colony optimization
作者简介 徐成(1962-),男,湖北蕲春人,教授,博导,博士,主要研究方向为计算机体系结构、嵌入式系统、机械制造及其自动化; 陶海洋(1984-),男,安徽宿州人,硕士研究生,主要研究方向为计算机体系结构、嵌入式系统(ocean-china@126.com); 刘彦(1979-),男,湖南长沙人,博士研究生,主要研究方向为计算机体系结构、嵌入式系统; 龙榜(1982-),男,湖南宁乡人,硕士研究生,主要研究方向为嵌入式系统、操作系统; 王立冬(1984-),男,内蒙古通辽人,硕士研究生,主要研究方向为嵌入式系统、多媒体算法.
  • 相关文献

参考文献17

  • 1李仁发,刘彦,徐成.多处理器片上系统任务调度研究进展评述[J].计算机研究与发展,2008,45(9):1620-1629. 被引量:30
  • 2史莉雯,樊晓桠,张盛兵.单片多处理器的研究[J].计算机应用研究,2007,24(9):46-49. 被引量:7
  • 3EUTZER K,NEWTON A R,RABAEY J- M A. System-level design:orthogonalization of concerns and platform-based design [ J ]. IEEE Trans on Computer-Aided Design of Integrated Circuits and System, 2000,19 ( 12 ) ; 1 523-1 543.
  • 4SHIN D, KIM J. Power-aware communication optimization for networks-on-chip with voltage scalable links [ C ]//Proc of International Conference on Hardware/Software Codesign and System Synthesis. New York:ACM Press,2004:170-175.
  • 5YET T, BENINI L, MICHELI G D. Packetization and routing analysis of on-chip muhiprocessor networks [ J ]. Journal of System Architecture ,2004,50 (2- 3 ) :81-104.
  • 6HU Jing-cao, MARCULESCU R. Energy and performance-aware mapping for regular NoC architectures [ J]. IEEE "rrans on Computer- Aided of Integrated Circuits and Systems, 2005,24 (4) : 551- 562.
  • 7ENHUNEN H,JANTSCH A.网络化芯片[M].王忠,孙继银,周国昌,等译.西安:西安交通大学出版社,2003.
  • 8周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 9LEI T, KUMAR S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture [ C ]//Proc of Euromicro Symposium on Digital Systems Design. Washington DC : IEEE Computer Society ,2003 : 180.
  • 10HU Jing-cao, MARCULESCU R. Energy-aware mapping for tile- based NoC architectures under performance constraints [ C ]//Proc of Conference on Asia South Pacific Design Automation. New York:ACM Press,2003 : 233- 239.

二级参考文献124

共引文献95

同被引文献25

  • 1戴朝华,朱云芳,陈维荣,林建辉.云遗传算法及其应用[J].电子学报,2007,35(7):1419-1424. 被引量:84
  • 2Lei T, Kttmar S.A two-step genetic algorithm for mapping task graphs to a network on chip architecture[C]//Proc of the Euro Micro Symposium on Digital System Design, Belek Antalya, 2003 : 180-187.
  • 3Hu J, Marculescu R.Energy-aware mapping for tile-based NoC architectures under performance constraints[C]//Proc of the 2003 Conference on Asia South Pacific Design Automation,Kitakyushu,2003:233-239.
  • 4Wang H S,Zhu X,Peh L S.Orion:A power-performance simulator for intcrconncction ncworks[C]//Proc of MICRO 35,2002.
  • 5Srinivasan K, Chatha K S.A technique for low energy mapping and routing in network-on-chip architectures[C]//Proceedings of the 2005 International Symposium on Low Power Electronics and Design, San Diego,2005 : 387-392.
  • 6DUATO J,YALAMANCHILI S,NI L M.Interconnection networks:an engineering approach[M].[S.l.] :Morgan Kaufmann,2003.
  • 7CHIU G M.The odd-even turn model for adaptive routing[J].IEEE Trans on Parallel and Distributed Systems,2000,11 (7):729-738.
  • 8CHEN Guang-yu,LI Fei-hui,KANDEMIR M.Compiler-directed channel allocation for saving power in on-chip networks[C] //Proc of the 33rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages.2006:194-205.
  • 9Virtutech simics[EB/OL].http://www.virtutech.com.
  • 10LEE H G,OGBAS U Y,MARCULESCU R,et al.Design space exploration and prototyping for on-chip multimedia applications[C] //Proc of the 43rd ACM IEEE Design Automation Conference.2006:137-142.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部