期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

Flash A/D转换器中火花码与亚稳态现象研究 被引量：1

Study on sparkle and metastability in Flash A/D convertor
在线阅读 下载PDF
导出
摘要 全并行模数转换器(Flash A/D转换器)结构简单,转换速度快,但电路规模较大,精度受到限制。Flash A/D转换器具有"亚稳态","火花码"等非理想特性,严重的影响了它的工作性能。本文较系统地介绍和分析了已有的一些抑制"火花码"与"亚稳态"的方法。并提出一种基于概率统计的算法,通过SIMULINK软件进行仿真,对各种编码电路对输出误码率的影响进行了研究和量化对比,结论表明Wallace Tree编码结构对"火花码"及"亚稳态"的抑制能力最强。 Flash A/D converter is widely used with its high speed and simple structure., however, it may call for a large size when the precision is strictly required. The noise caused by sparkle in thermometer code and metastability deeply affects the performance of Flash A/D converters and depends upon the chosen coding. In this paper, the ways to avert sparkle and metastability are described. A procedure for comparing the performance of different encoders are introduced and actualized with SIMULINK. The result of the comparison is that the encoder with the structure of Wallace Tree gives the best performance for reducing errors.
作者 周蕾 李冬梅
机构地区 清华大学电子工程系
出处 《电路与系统学报》 CSCD 北大核心 2009年第2期74-78,共5页 Journal of Circuits and Systems
关键词 FLASH A/D转换器:火花码 亚稳态 Flash A/D converter sparkle metastability
分类号 TN4 [电子电信—微电子学与固体电子学]
作者简介 周蕾（1982－），2000年入清华大学电子工程系电子信息工程专业学习，2004年获学士学位，2004年9月入清华大学电子工程系线路与系统教研组攻读硕士学位，主要研究方向为高速模数转换器设计； 李冬梅（1966－），女，副教授，1990年获清华大学电子工程系微电子学专业学士学位，1994年获清华大学电子工程系电路与系统专业硕士学位，现从事数模混合电路研究与集成电路设计工作。
  • 相关文献

参考文献10

  • 1Nicholas Gray, ABCs oF ADCs Analog-to-Digital Converter Basics [S]. StaFF Applications Engineer, Data Conversion Systems, 2003-11.
  • 2朱樟明,杨银堂.高速ADC(模拟数字转换器)结构设计技术[J].半导体技术,2003,28(5):65-69. 被引量：7
  • 3Kaess F, Kanan R, Hochet B, et al. New encoding scheme for high-speed flash ADC's ,Swiss Federal Inst of Technology [A]. Proceedings- IEEE International Symposium on Circuits and Systems Analog Circuit and Signal Processing Neural Systems [C]. 1997, 1: 5-8.
  • 4Guo Yu-hua, Wang Zhao-gang, Ren Jun-yan, Li Lian. Error-suppressing encoding structure of competition in flash A/D converter, ASIC and System State Key Lab, Fudan University) [A]. International Conference on ASIC, Proceedings [C]. 2001. 296-298.
  • 5Stojcevski A, Le H P, Singh J, Zayegh A. Flash ADC architecture , Sch. of Commun. and Informatics [J]. Victoria University, Electronics Letters, 2003, 39(6): 501-502.
  • 6Kaplan Steven, B Rylov, Sergey V, Bradley Paul D. Real-time digital error correction for flash analog-to-digital converter [J]. HYPRES, IEEE Transactions on Applied Superconductivity, 1997, 7(2): 2822-2825.
  • 7Pereira Paula, Fernandes Jorge R, Silva Manuel M. Wallace tree encoding in folding and interpolation ADCs [A]. INESC-ID-Lisboa, Proceedings - IEEE International Symposium on Circuits and Systems [C]. 2002, 1:I/509-I/512.
  • 8Lee Daegyu, Yoo Jincheol, Choi Kyusun, Ghaznavi Jahan. Fat tree encoder design for ultra-high speed flash A/D converters, Pennsylvania State University [A]. Department of Computer Science, Midwest Symposium on Circuits and Systems [C]. 2002, 2: 1187-1190.
  • 9Padoan S, Boni A, Morandi C, Venturi F. Novel coding schemes for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code [A], Universita degli Studi di Parma, Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems [C]. 1998, 2: 271-274.
  • 10Hsu C W, Kuo T H. 6-bit 500 MHz flash A/D converter with new design techniques [A]. Department of Electrical Engineering, National Cheng Kung University, IEE Proeeedings: Circuits, Devices and Systems [C]. 2003, 150(5): 460-464.

二级参考文献6

  • 1[1]GUSTTAVSSON M, CMOS data converters for communications, kluwer academic publishers, 2000.
  • 2[2]PELUSO V, Design of low-voltage low-power CMOS delta-sigma A/D converters, kluwer academic publishers, 1999.
  • 3[4]CHO T, Low-power low-voltage analog-to-digital conversion techniques using pipelined architecures ,UC Berkeley PhD Thesis, 1995.
  • 4[5]ABO A, GRAY P R, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , IEEE J. Solid-State Circuits, vol. 34, no. 5, May 1999.
  • 5[6]CHO T, A 10b 20MS/s 35mW pipeline A/D converter, IEEE J. Solid State Circuits, March 1995.
  • 6[7]YOO J, CHOI K, and TANGEL A, 1-GSPS CMOS flash analog-to-digital converter for system-on-chip applications , in Proc. IEEE Computer Society Workshop on VLSI, April 2001, pp. 123～456.

共引文献6

同被引文献9

  • 1高彬,孟桥,沈志远.基于0.18μm CMOS工艺的超高速比较器[J].微电子学,2007,37(4):599-602. 被引量：5
  • 2Niket A,Roy P.An improved ROM architecture forbubble error suppression in high speed flash ADCs. IEEE Annual Student Paper Conference . 2008
  • 3Paula P,Jorge R F,Manuel M S.Wallace tree enco-ding in folding and interpolation ADCs. IEEE In-ternational Symposiumon Circuits and Systems . 2002
  • 4Sall E,Vesterbacka M.Thermometer-to-binary decod-ers for flash analog-to-digital converters. 18th Eu-ropean Conference on Circuit Theory and Design . 2007
  • 5Ali S M,Raut R,Sawan M.Digital encoders for highspeed flash-ADCs:modeling and comparison. IEEE North-East Workshop on Circuits and System . 2008
  • 6Madhumati G L,Rao K R,Madhavilatha M.Compari-son of5-bit thermometer-to-binary decoders in1.8V0.18μm CMOS technology for flash ADCs. Inter-national Conference on Signal Processing Systems . 2009
  • 7Behzad Razavi.Principles of data conversion system. . 1995
  • 8Robert C T,Chris A M,Maria R Tet al.A1.8-V1.6-GSample/s8-b self-calibrating folding ADC with7.26ENOB at Nyquist frequency. IEEE Journal of Solid State Circuits . 2004
  • 9M. Wang,,C. H. Chen,,S. Radhakrishnan.Low-Power 4-b 2.5-GSPS Pipelined Flash Analog-to-Digital Converter in 130-nm CMOS. IEEE Transactions on Instrumentation and Measurement . 2007

引证文献1

电路与系统学报
2009年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
关于我们 | 版权声明 | 联系我们 | 帮助中心| 意见反馈
主办单位：上海市教育委员会
技术支持：重庆维普资讯有限公司
渝公网安备 50019002500403号
使用帮助 返回顶部