期刊文献+

1.5位pipelined ADC单级传函的数模分析

Analysis of single-stage transfer function mathematical model of 1.5-bit pipelined ADC
在线阅读 下载PDF
导出
摘要 1.5位结构是构成pipelined ADC的基本单元,总结了2位向1.5位方案传函的演变过程,但对转换的最优性并未证明。在此通过理论分析揭示了ADC及其单级传输函数变换的本质,证明了在Pipeline结构中,ADC单级传输函数演变的本质是:通过单级传函的变化,使整个ADC最终的传输函数与我们所习惯使用的(或者说最初使用的),相差不大于1个LSB,同时在参考电压失调,子DAC输出失调或者增益错误方面获得一定的鲁棒性。 The 1.5-bit structure is the basic unit of a pipelined ADC.The evolution process of the program from 2-bit to 1.5-bit are summarized in Reference [1],but the optimality of conversion does not be proved.In this paper,theoretical analysis reveals the nature of ADC and its evolution process of the single-stage transfer function in the pipeline structure.The nature of evolution process of the single-stage transfer function is: the change of single-stage transfer function makes the differece to be no more than 1 LSB between the ADC transfer function and that the engineers are accustomed to using(or initial use),while gaining a certain robustness for the reference voltage offset,sub-DAC output offset or gain errors.
作者 李博 张科峰
出处 《现代电子技术》 2012年第4期195-197,共3页 Modern Electronics Technique
基金 国家重大科技专项课题:新一代宽带无线移动通信网(2010ZX03007-002-02)
关键词 PIPELINED ADC 1.5位 传输函数 DC传输曲线 右移Vref/4 pipelined ADC 1.5-bit transmission curve right shift Vref/4
  • 相关文献

参考文献9

  • 1CONROY C S G. A high-speed parallel pipelined A/D converter technique in cmos[M].Berkelely,USA:University of California,1994.
  • 2LEWIS S H,FETTERMAN H S. A 10-b 20-Msample/s analog-to-digital converter[J].IEEE Journal of solid-state cireuts,1992,(03):12-19.doi:10.1109/4.121557.
  • 3MCCREARY J L,GRAY P R. All MOS charge redistribution analog-to-digital conversion techniques[J].IEEE Journal of Solid-State Circuits,1975.371-377.
  • 4RAZAVI Behzad. Design of analog CMOS integrated circuits[M].McGraw-Hill,2001.
  • 5CHO T B,GRAY P R. A 10 b,20 M sample/s,35mW pipeline A/D convert[J].IEEE Journal of Solid-state Circuits,1995,(03):166-172.doi:10.1109/4.364429.
  • 6SUMANEN L,WALTRAI M,HALONEN K. A 10-bit 200MS/s CMOS parallel pipeline A/D convertert[J].IEEE Journal of Solid-State Circuits,2001,(02):1048-1055.
  • 7TAMDA Y,YAMAKIDO K. A CMOS 6 bits 500-MSample/s ADC for a hard disk drive read channel[A].San Francisco,CA,USA:ISCCC,1999.324-325.
  • 8QUINN P J,ROERMUND A H M. Accuracy limitations of pipelined ADCS[A].IEEE,2005.1956-1959.
  • 9CHUANG S Y,SCULLEY T L. A digitally self-calibrating 14-bit 10 MHz CMOS pipelined A/D converter[J].IEEE Journal of Solid-State Circuits,2002,(06):674-683.doi:10.1109/JSSC.2002.1004571.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部