期刊文献+

非线性优化的时间数字转换器设计 被引量:1

Design of a Nonlinear Optimized Time to Digital Converter
原文传递
导出
摘要 在由FPGA超前进位单元级联构成的抽头延时链中,非线性通常较差,是TDC测量系统需要解决的重要问题之一。为了解决该问题,文章在已有的抽头采样序列(“SCSC”)基础上,提出了“混合”抽头采样序列的方法,显著改善了延时单元的非均匀性。所搭建的TDC包含了抽头延时链、采样逻辑电路、编码逻辑电路、码密度校准等模块,并在Xilinx Kintex-7系列芯片上进行验证。测试结果表明,提出的方法相较于“SCSC”序列下的微分非线性降低了32.0%,积分非线性降低了22.8%。通过进一步校准,所实现的TDC分辨率(LSB)为13.51 ps,测量精度为19.17 ps,微分非线性为[-0.45,0.96]LSB,积分非线性在[-3.27,1.33]LSB之间。 The poor nonlinearity of the tapped delay chain cascaded by Carry4 units in FPGA is one of the important problems to be solved in TDC measurement system.Based on the existing tapped sampling sequence("SCSC"),a method of"mixed"tapped sampling sequence was proposed to solve this problem,and the nonuniformity of delay units was significantly improved.The built TDC consisted of modules such as tapped delay chain,sampling and coding logic circuit,and code density calibration,and was verified on a Xilinx Kintex-7 series chip.The experimental results show that the differential nonlinearity of this method is reduced by 32.0%and the integral nonlinearity is reduced by 22.8%compared with that of the"SCSC"sequence.Through further calibration,the achieved resolution(LSB)of TDC is 13.51 ps,the measurement accuracy is 19.17 ps,the differential nonlinearity range is[-0.45,0.96]LSB,and the integral nonlinearity range is[-3.27,1.33]LSB.
作者 肖远 梁华国 汪玉传 鲁迎春 易茂祥 姚亮 XIAO Yuan;LIANG Huaguo;WANG Yuchuan;LU Yingchun;YI Maoxiang;YAO Liang(School of Microelectronics,Hefei University of Technology,Hefei 230601,P.R.China)
出处 《微电子学》 CAS 北大核心 2023年第5期772-778,共7页 Microelectronics
基金 国家自然科学基金重大科研仪器研制项目(62027815) 国家自然科学基金重点项目(61834006) 国家自然科学基金资助项目(62174048) 青年教师科研创新启动专项A项目(JZ2022HGQA0233)
关键词 时间数字转换器 超前进位链 码密度校准 time to digital converter Carry4 code density calibration
作者简介 肖远(1997—),男,(汉族),湖北天门人,硕士研究生,研究方向为集成电路中小延时测量及其电路设计;梁华国(1959—),男,(汉族),安徽合肥人,教授,博士生导师,研究方向为容错计算、嵌入式系统综合与测试;通信作者:鲁迎春(1979—),男,(汉族),安徽桐城人,副教授,硕士生导师,研究方向为FPGA设计与硬件安全
  • 相关文献

参考文献5

二级参考文献37

  • 1SANSEN W M C.模拟集成电路设计精粹[M].陈莹梅,译.北京:清华大学出版社,2008.
  • 2HENZLER S. Time-to-digital converters [M]. New York: Springer, 2010.
  • 3STASZEWSKI R, WALLBERG J L , REZEQ S, et al. All-digital PLL and transmitter for mobile phones [J]. IEEE J Sol Sta Cire, 2005, 40(12) : 2469-2482.
  • 4STEVENS A E, VAN BERG R P, VAN DER SPIEGEL J. et al. A time-to-voltage converter and analog memory for colliding beam detectors [J]. IEEE J Sol Sta Circ, 1989, 24(6): 1748-1752.
  • 5XIA T , LO J C. Time-to-voltage converter for on- chip jitter measurement [J]. IEEE Trans Instru Measur, 2003, 52(6): 1738-1748.
  • 6ELV1 R R, RAHKONEN T, KOSTAMOVAARA J. A high resolution time-to-digital converter based on time-to-voltage interpolation [C] // Proe 23rd Europ Sol Sta Cite Conf. Southampton, UK. 1997:332-335.
  • 7MUKHANOV O A, RYLOV S V. Time-to-digital converters based on RSFQ digital counters [J]. IEEE Trans Appl Supercond, 1997, 7(2): 2669-2672.
  • 8HENZLER S. Time-to-digital converters[M]. New York: Springer, 2010.
  • 9RASHIDZADEH R, AHMADI M, MILLER W G. An all-digital self-calibration method for a vernier- based time-to-digital converter [J]. IEEE Trans Instru Measur, 2010, 59(2): 463-469.
  • 10FISHBURN M W, MENNINGA L H, FAVI C, et al. A 19. 6 ps, FPGA-based TDC with multiple channels for open source applications[J]. IEEE Trans Nucl Sci, 2013: 60(3): 1-6.

共引文献35

同被引文献1

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部