期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Design and realization of synchronization circuit for GPS software receiver based on FPGA 被引量:5
1
作者 Xiaolei Yu Yongrong Sun +1 位作者 Jianye Liu Jianfeng Miao 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2010年第1期20-26,共7页
With research on the carrier phase synchronization and symbol synchronization algorithm of demodulation module, a synchronization circuit system is designed for GPS software receiver based on field programmable gate a... With research on the carrier phase synchronization and symbol synchronization algorithm of demodulation module, a synchronization circuit system is designed for GPS software receiver based on field programmable gate array (FPGA), and a series of experiment is done on the hardware platform. The result shows the all-digital synchronization and demodulation of GPS intermediate frequency (IF) signal can be realized and applied in embedded real-time GPS software receiver system. It is verified that the decision-directed joint tracking algorithm of carrier phase and symbol timing for received signals from GPS is reasonable. In addition, the loop works steadily and can be used for receiving GPS signals using synchronous demodulation. The synchronization circuit for GPS software receiver designed based on FPGA has the features of low cost, miniaturization, low power and real-time. Surely, it will become one of the development directions for GPS and even GNSS embedded real-time software receiver. 展开更多
关键词 software receiver synchronization circuit field programmable gate army GPS joint tracking algorithm.
在线阅读 下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部