期刊文献+
共找到2,402篇文章
< 1 2 121 >
每页显示 20 50 100
Quantum algorithm for minimum dominating set problem with circuit design
1
作者 张皓颖 王绍轩 +2 位作者 刘新建 沈颖童 王玉坤 《Chinese Physics B》 SCIE EI CAS CSCD 2024年第2期178-188,共11页
Using quantum algorithms to solve various problems has attracted widespread attention with the development of quantum computing.Researchers are particularly interested in using the acceleration properties of quantum a... Using quantum algorithms to solve various problems has attracted widespread attention with the development of quantum computing.Researchers are particularly interested in using the acceleration properties of quantum algorithms to solve NP-complete problems.This paper focuses on the well-known NP-complete problem of finding the minimum dominating set in undirected graphs.To expedite the search process,a quantum algorithm employing Grover’s search is proposed.However,a challenge arises from the unknown number of solutions for the minimum dominating set,rendering direct usage of original Grover’s search impossible.Thus,a swap test method is introduced to ascertain the number of iterations required.The oracle,diffusion operators,and swap test are designed with achievable quantum gates.The query complexity is O(1.414^(n))and the space complexity is O(n).To validate the proposed approach,qiskit software package is employed to simulate the quantum circuit,yielding the anticipated results. 展开更多
关键词 quantum algorithm circuit design minimum dominating set
在线阅读 下载PDF
A review on the design of ternary logic circuits 被引量:2
2
作者 Xiao-Yuan Wang Chuan-Tao Dong +1 位作者 Zhi-Ru Wu Zhi-Qun Cheng 《Chinese Physics B》 SCIE EI CAS CSCD 2021年第12期7-18,共12页
A multi-valued logic system is a promising alternative to traditional binary logic because it can reduce the complexity,power consumption, and area of circuit implementation. This article briefly summarizes the develo... A multi-valued logic system is a promising alternative to traditional binary logic because it can reduce the complexity,power consumption, and area of circuit implementation. This article briefly summarizes the development of ternary logic and its advantages in digital logic circuits. The schemes, characteristics, and application of ternary logic circuits based on CMOS, CNTFET, memristor, and other devices and processes are reviewed in this paper, providing some reference for the further research and development of ternary logic circuits. 展开更多
关键词 ternary logic circuit MEMRISTOR digital logic circuit circuit design
在线阅读 下载PDF
A new Rsslor hyperchaotic system and its realization with systematic circuit parameter design 被引量:31
3
作者 王光义 何海莲 《Chinese Physics B》 SCIE EI CAS CSCD 2008年第11期4014-4021,共8页
Based on two modified Rosslor hyperchaotic systems, which are derived from the chaotic Rosslor system by introducing a state feedback controller, this paper proposes a new switched Rosslor hyperchaotic system. The swi... Based on two modified Rosslor hyperchaotic systems, which are derived from the chaotic Rosslor system by introducing a state feedback controller, this paper proposes a new switched Rosslor hyperchaotic system. The switched system contains two different hyperchaotic systems and can change its behaviour continuously from one to another via a switching function. On the other hand, it presents a systematic method for designing the circuit of realizing the proposed hyperchaotic system. In this design, circuit state equations are written in normalized dimensionless form by rescaling the time variable. Furthermore, an analogous circuit is designed by using the proposed method and built for verifying the new hyperchaos and the design method. Experimental results show a good agreement between numerical simulations and experimental results. 展开更多
关键词 HYPERCHAOS Rosslor system circuit implementation parameter design
在线阅读 下载PDF
High performance integrated photonic circuit based on inverse design method 被引量:6
4
作者 Huixin Qi Zhuochen Du +3 位作者 Xiaoyong Hu Jiayu Yang Saisai Chu Qihuang Gong 《Opto-Electronic Advances》 SCIE EI CAS 2022年第10期22-34,共13页
The basic indexes of all-optical integrated photonic circuits include high-density integration,ultrafast response and ultralow energy consumption.Traditional methods mainly adopt conventional micro/nano-structures.The... The basic indexes of all-optical integrated photonic circuits include high-density integration,ultrafast response and ultralow energy consumption.Traditional methods mainly adopt conventional micro/nano-structures.The overall size of the circuit is large,usually reaches hundreds of microns.Besides,it is difficult to balance the ultrafast response and ultra-low energy consumption problem,and the crosstalk between two traditional devices is difficult to overcome.Here,we propose and experimentally demonstrate an approach based on inverse design method to realize a high-density,ultrafast and ultra-low energy consumption integrated photonic circuit with two all-optical switches controlling the input states of an all-optical XOR logic gate.The feature size of the whole circuit is only 2.5μm×7μm,and that of a single device is 2μm×2μm.The distance between two adjacent devices is as small as 1.5μm,within wavelength magnitude scale.Theoretical response time of the circuit is 150 fs,and the threshold energy is within 10 fJ/bit.We have also considered the crosstalk problem.The circuit also realizes a function of identifying two-digit logic signal results.Our work provides a new idea for the design of ultrafast,ultra-low energy consumption all-optical devices and the implementation of high-density photonic integrated circuits. 展开更多
关键词 all-optical integrated photonic circuit inverse design all-optical switch all-optical XOR logic gate
在线阅读 下载PDF
Concise Modeling of Amorphous Dual-Gate In-Ga-Zn-O Thin-Film Transistors for Integrated Circuit Designs 被引量:1
5
作者 Can Li Cong-Wei Liao +3 位作者 Tian-Bao Yu Jian-Yuan Ke Sheng-Xiang Huang Lian-Wen Deng 《Chinese Physics Letters》 SCIE CAS CSCD 2018年第2期93-96,共4页
An analytical model for current-voltage behavior of amorphous In-Ga-Zn-O thin-film transistors(a-IGZO TFTs)with dual-gate structures is developed.The unified expressions for synchronous and asynchronous operating mo... An analytical model for current-voltage behavior of amorphous In-Ga-Zn-O thin-film transistors(a-IGZO TFTs)with dual-gate structures is developed.The unified expressions for synchronous and asynchronous operating modes are derived on the basis of channel charges,which are controlled by gate voltage.It is proven that the threshold voltage of asynchronous dual-gate IGZO TFTs is adjusted in proportion to the ratio of top insulating capacitance to the bottom insulating capacitance(C_(TI)/C_(BI)).Incorporating the proposed model with Verilog-A,a touch-sensing circuit using dual-gate structure is investigated by SPICE simulations.Comparison shows that the touch sensitivity is increased by the dual-gate IGZO TFT structure. 展开更多
关键词 TFT Concise Modeling of Amorphous Dual-Gate In-Ga-Zn-O Thin-Film Transistors for Integrated circuit designs Zn
在线阅读 下载PDF
Applications of modularized circuit designs in a new hyper-chaotic system circuit implementation
6
作者 王蕊 孙辉 +2 位作者 王杰智 王鲁 王晏超 《Chinese Physics B》 SCIE EI CAS CSCD 2015年第2期78-86,共9页
Modularized circuit designs for chaotic systems are introduced in this paper.Especially,a typical improved modularized design strategy is proposed and applied to a new hyper-chaotic system circuit implementation.In th... Modularized circuit designs for chaotic systems are introduced in this paper.Especially,a typical improved modularized design strategy is proposed and applied to a new hyper-chaotic system circuit implementation.In this paper,the detailed design procedures are described.Multisim simulations and physical experiments are conducted,and the simulation results are compared with Matlab simulation results for different system parameter pairs.These results are consistent with each other and they verify the existence of the hyper-chaotic attractor for this new hyper-chaotic system. 展开更多
关键词 modularized circuit design hyper-chaotic systems MULTISIM uniform compression transformation
在线阅读 下载PDF
Microwave Integrated Circuit Design Handbook
7
作者 顾墨琳 《微波学报》 1987年第3期43-43,共1页
作者:Reinmut K.Hoffmann(1984 IEEE微波奖获得者) 出版:Artech House公司(美国)1987年本书给出适于微波工程师和研究人员应用的有关MIC方面的基础技术、电性能和设计。侧重于电性能分析和设计,强调应用。对于每一种设计技术和应用均作... 作者:Reinmut K.Hoffmann(1984 IEEE微波奖获得者) 出版:Artech House公司(美国)1987年本书给出适于微波工程师和研究人员应用的有关MIC方面的基础技术、电性能和设计。侧重于电性能分析和设计,强调应用。对于每一种设计技术和应用均作出较清楚的叙述和完整的处理。本书尽量给出电路的物理描述,避免过于冗长的数学公式,内容包含对下列议题的详细评述与研讨: 展开更多
关键词 微带传输线 微带线 Microwave Integrated circuit design Handbook
在线阅读 下载PDF
The Design of Circuit for Checking Short in HT-7U Superconducting Tokamak Device
8
作者 刘大海 陈灼民 武松涛 《Plasma Science and Technology》 SCIE EI CAS CSCD 2000年第3期323-327,共5页
The tokamak HT-7U project has been funded as a Chinese national project since 1998. The main object of the project is to build a nuclear fusion experimental device with divertor configuration, which is designed by the... The tokamak HT-7U project has been funded as a Chinese national project since 1998. The main object of the project is to build a nuclear fusion experimental device with divertor configuration, which is designed by the Institute of Plasma Physics, the Chinese Academy of Sciences (ASIPP). It is a full superconducting device, consisting of superconducting toroidal field (TF) coils and superconducting poloidal field (PF) coil. During the operation of the device, the operational parameter of device should be checked by technical diagnosis. This paper describes the design of circuit for checldng short between every two parts of the HT7U device. The main contents of design include circuit of data acquisition and data processing of computer. 展开更多
关键词 The design of circuit for Checking Short in HT-7U Superconducting Tokamak Device
在线阅读 下载PDF
基于Altium Designer软件的模块化电路设计与管理应用研究
9
作者 梁仕章 熊惠 +2 位作者 黄晖 刘瑜珂 黄颖 《电子产品可靠性与环境试验》 2024年第6期15-20,共6页
随着电子行业的飞速发展,电路问题愈发复杂,产品设计周期随之变长,设计成本水涨船高。产品设计效率成为企业降低成本提高市场竞争的主要发力点。其中,电路模块化是一种实现高效设计的重要手段。为了实现电路的模块化设计与管理应用,基于... 随着电子行业的飞速发展,电路问题愈发复杂,产品设计周期随之变长,设计成本水涨船高。产品设计效率成为企业降低成本提高市场竞争的主要发力点。其中,电路模块化是一种实现高效设计的重要手段。为了实现电路的模块化设计与管理应用,基于Altium Designer软件,研究了模块化电路的实现方法,并结合企业资源管理与共享应用需求,给出了基于数据驱动的模块化电路平台化管理与集成应用方案,为行业开展电路模块化工作提供了参考思路,实现了为电路设计提效降本的良好效果。 展开更多
关键词 电子产品设计 模块化电路 Altium designer 平台化管理 集成应用
在线阅读 下载PDF
Optimum Design of Impedance Simulator for Phased Array Antnnas
10
作者 吕昕 李世智 《Journal of Beijing Institute of Technology》 EI CAS 1994年第1期63+59-63,共6页
The impedance of a solid state active phased array antenna varing with frequency and beam scanning scanning angle be matched with the solid state active matching network (SSAMN). In order to adjust and measure the rad... The impedance of a solid state active phased array antenna varing with frequency and beam scanning scanning angle be matched with the solid state active matching network (SSAMN). In order to adjust and measure the radar conveniently and Securely, it is necessary for the impedance of the simulator of the phased array antennas to be optimized.Having selected the PIN dilde controlling circuits and the circuit parameters optimized,the simulator circuit is determined through numerical computation The experiment is given in support of the simulation. 展开更多
关键词 phase array antennas impedance inatching simulation optimum design active circuits
在线阅读 下载PDF
Altium Designer软件在印刷电路板设计中的应用 被引量:16
11
作者 牛耀国 朱朝霞 芮新芳 《电子科技》 2011年第8期128-130,共3页
Altium Designer Winter09是当前最流行的电路设计软件之一,由于它在电路设计中的高效性、准确性和可靠性,得到了广泛的应用。文中根据几年的教学和实践,介绍了如何在短时间内快速运用Altium Designer软件设计印刷电路板。
关键词 ALTIUM designER 电路 原理图 印刷电路板
在线阅读 下载PDF
Synchronization of the fractional-order generalized augmented L u¨system and its circuit implementation 被引量:2
12
作者 薛薇 徐进康 +1 位作者 仓诗建 贾红艳 《Chinese Physics B》 SCIE EI CAS CSCD 2014年第6期82-89,共8页
In this paper, the synchronization of the fractional-order generalized augmented Lti system is investigated. Based on the predictor--corrector method, we obtain phase portraits, bifurcation diagrams, Lyapunov exponent... In this paper, the synchronization of the fractional-order generalized augmented Lti system is investigated. Based on the predictor--corrector method, we obtain phase portraits, bifurcation diagrams, Lyapunov exponent spectra, and Poincar6 maps of the fractional-order system and find that a four-wing chaotic attractor exists in the system when the system pa- rameters change within certain ranges. Further, by varying the system parameters, rich dynamical behaviors occur in the 2.7-order system. According to the stability theory of a fractional-order linear system, and adopting the linearization by feedback method, we have designed a nonlinear feedback controller in our theoretical analysis to implement the synchro- nization of the drive system with the response system. In addition, the synchronization is also shown by an electronic circuit implementation for the 2.7-order system. The obtained experiment results accord with the theoretical analyses, which further demonstrate the feasibility and effectiveness of the proposed synchronization scheme. 展开更多
关键词 fractional-order generalized augmented Lii system nonlinear feedback synchronization numericalsimulation circuit design
在线阅读 下载PDF
基于Ansoft Designer的射频功放电路阻抗匹配优化设计 被引量:4
13
作者 李丽 廖海洲 《电子技术应用》 北大核心 2008年第12期138-139,144,共3页
针对工作频率为433MHz 的射频功率放大电路中的阻抗匹配问题,提出了基于 EDA 软件——Ansoft designer 的阻抗匹配优化设计方法。运用 Ansoft designer 对射频功放电路进行了阻抗匹配优化设计,并对电路进行了仿真分析。仿真结果表明射... 针对工作频率为433MHz 的射频功率放大电路中的阻抗匹配问题,提出了基于 EDA 软件——Ansoft designer 的阻抗匹配优化设计方法。运用 Ansoft designer 对射频功放电路进行了阻抗匹配优化设计,并对电路进行了仿真分析。仿真结果表明射频功放电路的增益得到了明显的提高,反射系数得到了显著的改善,达到了阻抗匹配优化设计的目的。 展开更多
关键词 ANSOFT designER 射频功率放大电路 微带传输线 阻抗匹配网络 计算机仿真
在线阅读 下载PDF
Three-dimensional global interconnect based on a design window
14
作者 钱利波 朱樟明 杨银堂 《Chinese Physics B》 SCIE EI CAS CSCD 2011年第10期463-468,共6页
Based on a stochastic wire length distributed model, the interconnect distribution of a three-dimensional integrated circuit (3D IC) is predicted exactly. Using the results of this model, a global interconnect desig... Based on a stochastic wire length distributed model, the interconnect distribution of a three-dimensional integrated circuit (3D IC) is predicted exactly. Using the results of this model, a global interconnect design window for a giga-scale system-on-chip (SOC) is established by evaluating the constraints of 1) wiring resource, 2) wiring bandwidth, and 3) wiring noise. In comparison to a two-dimensional integrated circuit (2D IC) in a 130-nm and 45-nm technology node, the design window expands for a 3D IC to improve the design reliability and system performance, further supporting 3D IC application in future integrated circuit design. 展开更多
关键词 three-dimensional integrated circuit design window wiring resource bandwidth
在线阅读 下载PDF
Design of Novel and Low Cost Triple-node Upset Self-recoverable Latch
15
作者 BAI Na MING Tianbo +3 位作者 XU Yaohua WANG Yi LI Yunfei LI Li 《原子能科学技术》 EI CAS CSCD 北大核心 2023年第12期2326-2336,共11页
With the development of semiconductor technology,the size of transistors continues to shrink.In complex radiation environments in aerospace and other fields,small-sized circuits are more prone to soft error(SE).Curren... With the development of semiconductor technology,the size of transistors continues to shrink.In complex radiation environments in aerospace and other fields,small-sized circuits are more prone to soft error(SE).Currently,single-node upset(SNU),double-node upset(DNU)and triple-node upset(TNU)caused by SE are relatively common.TNU’s solution is not yet fully mature.A novel and low-cost TNU self-recoverable latch(named NLCTNURL)was designed which is resistant to harsh radiation effects.When analyzing circuit resiliency,a double-exponential current source is used to simulate the flipping behavior of a node’s stored value when an error occurs.Simulation results show that the latch has full TNU self-recovery.A comparative analysis was conducted on seven latches related to TNU.Besides,a comprehensive index combining delay,power,area and self-recovery—DPAN index was proposed,and all eight types of latches from the perspectives of delay,power,area,and DPAN index were analyzed and compared.The simulation results show that compared with the latches LCTNURL and TNURL which can also achieve TNU self-recoverable,NLCTNURL is reduced by 68.23%and 57.46%respectively from the perspective of delay.From the perspective of power,NLCTNURL is reduced by 72.84%and 74.19%,respectively.From the area perspective,NLCTNURL is reduced by about 28.57%and 53.13%,respectively.From the DPAN index perspective,NLCTNURL is reduced by about 93.12%and 97.31%.The simulation results show that the delay and power stability of the circuit are very high no matter in different temperatures or operating voltages. 展开更多
关键词 circuit reliability latch design self-recoverability soft error radiation hardening triple-node upset
在线阅读 下载PDF
基于Altium Designer的数码管显示电路的PCB板设计 被引量:3
16
作者 常萌 石芳 《煤炭技术》 CAS 北大核心 2011年第9期54-56,共3页
根据数码管现实电路的原理,并结合实例,介绍了在Altium Designer 6中进行数码管显示电路的PCB板设计的具体方法,从而使工程技术人员在实践中能够快速地提高设计效率。
关键词 ALTIUM designER 数码管显示电路 PCB板设计
在线阅读 下载PDF
DESIGN SLOPE牺牲阳极阴极保护设计方法 被引量:1
17
作者 尚世超 潘方豪 李志雨 《船舶》 2017年第5期92-96,共5页
海洋工程领域常用的牺牲阳极阴极保护设计法可能存在过度设计的问题。针对此问题,文章介绍了适用于无涂层结构物的DESIGN SLOPE牺牲阳极阴极保护设计法。首先,简述了阴极保护下结构物表面生成钙镁沉积层的机理,分析了结构物表面极化特... 海洋工程领域常用的牺牲阳极阴极保护设计法可能存在过度设计的问题。针对此问题,文章介绍了适用于无涂层结构物的DESIGN SLOPE牺牲阳极阴极保护设计法。首先,简述了阴极保护下结构物表面生成钙镁沉积层的机理,分析了结构物表面极化特性在设计寿命期内的变化情况;然后,结合牺牲阳极阴极保护系统等效电路,引出DESIGN SLOPE的概念,说明该设计方法的基本理论;最后,应用DESIGN SLOPE设计法完成某平台牺牲阳极阴极保护设计工作。该法能够避免牺牲阳极阴极保护过度设计,从而提高设计方案的经济性。 展开更多
关键词 阴极保护 牺牲阳极 designSLOPE 极化状态 等效电路
在线阅读 下载PDF
Altium Designer在电子设计中的应用 被引量:6
18
作者 江敏 《无线互联科技》 2018年第15期62-63,共2页
在电子设计中,需要硬件和软件的配合使用,才能取得比较理想的成果。传统式的万用板焊接已经跟不上复杂系统的设计要求。对于复杂电路的设计,采用Altium Designer仿真软件进行电路设计,不但能保证电路设计的理论正确性,还能1:1导出PCB制... 在电子设计中,需要硬件和软件的配合使用,才能取得比较理想的成果。传统式的万用板焊接已经跟不上复杂系统的设计要求。对于复杂电路的设计,采用Altium Designer仿真软件进行电路设计,不但能保证电路设计的理论正确性,还能1:1导出PCB制作出实际元器件尺寸的电路板,从而提高了电路焊接的效率以及电路设计的正确率。文章以Altium Designer6对单片机流水灯的电路进行设计为例,说明其在电子设计中的应用。通过实践证明,利用Altium Designer进行电路仿真设计,不但能提高学生学习的兴趣,而且能达到使学生主动学习的目的。 展开更多
关键词 ALTIUM designER 电路 兴趣
在线阅读 下载PDF
汽车低压电路系统设计探讨
19
作者 王小云 曹尚贵 《汽车电器》 2025年第1期60-64,共5页
文章主要阐述电子电气架构的演进和电器负载的变化导致的低压电路系统设计挑战,从新型电子电气架构对电路影响、电源分配、线束拓扑、线束物料、48V系统和自动化制程6个维度进行优化以提升低压电路系统的设计。
关键词 汽车低压线束 电路设计 电子电气架构
在线阅读 下载PDF
基于能量重构的构网型储能VSG有功振荡阻尼策略
20
作者 石荣亮 兰才华 +2 位作者 董政 于雁南 钟志贤 《太阳能学报》 北大核心 2025年第1期300-308,共9页
建立GEVSG并网有功-功角的动态等效电路模型,从电路能量流动的角度揭示GEVSG在不同扰动下存在有功振荡的原因,提出一种基于能量重构机理的GEVSG有功振荡阻尼策略,并给出基于二阶等效降阶控制模型的参数设计方法。搭建100 kVA GEVSG并网... 建立GEVSG并网有功-功角的动态等效电路模型,从电路能量流动的角度揭示GEVSG在不同扰动下存在有功振荡的原因,提出一种基于能量重构机理的GEVSG有功振荡阻尼策略,并给出基于二阶等效降阶控制模型的参数设计方法。搭建100 kVA GEVSG并网系统的Matlab仿真模型与实验测试平台,并利用仿真与实验对比结果共同验证了所述控制方法的可行性与有效性。 展开更多
关键词 虚拟同步发电机 有功振荡 电路模型 能量重构 阻尼策略 参数设计
在线阅读 下载PDF
上一页 1 2 121 下一页 到第
使用帮助 返回顶部