期刊文献+
共找到5篇文章
< 1 >
每页显示 20 50 100
Design and implementation of automatic gain control algorithm for Ocean 4A scatterometer
1
作者 LIU Yongqing LIU Peng +3 位作者 ZHAI Limin LIU Shuyi JIA Yan ZHANG Xiangkun 《Journal of Systems Engineering and Electronics》 2025年第2期344-352,共9页
The Ocean 4A scatterometer, expected to be launched in 2024, is poised to be the world’s first spaceborne microwave scatterometer utilizing a digital beamforming system. To ensure high-precision measurements and perf... The Ocean 4A scatterometer, expected to be launched in 2024, is poised to be the world’s first spaceborne microwave scatterometer utilizing a digital beamforming system. To ensure high-precision measurements and performance sta-bility across diverse environments, stringent requirements are placed on the dynamic range of its receiving system. This paper provides a detailed exposition of a field-programmable gate array (FPGA)-based automatic gain control (AGC) design for the spaceborne scatterometer. Implemented on an FPGA, the algo-rithm harnesses its parallel processing capabilities and high-speed performance to monitor the received echo signals in real time. Employing an adaptive AGC algorithm, the system gene-rates gain control codes applicable to the intermediate fre-quency variable attenuator, enabling rapid and stable adjust-ment of signal amplitudes from the intermediate frequency amplifier to an optimal range. By adopting a purely digital pro-cessing approach, experimental results demonstrate that the AGC algorithm exhibits several advantages, including fast con-vergence, strong flexibility, high precision, and outstanding sta-bility. This innovative design lays a solid foundation for the high-precision measurements of the Ocean 4A scatterometer, with potential implications for the future of spaceborne microwave scatterometers. 展开更多
关键词 spaceborne scatterometer automatic gain control(AGC) field-programmable gate array(FPGA) signal acquisition.
在线阅读 下载PDF
基于机器视觉的坯布疵点实时自动检测平台 被引量:6
2
作者 李冠志 万贤福 +2 位作者 汪军 李立轻 陈霞 《东华大学学报(自然科学版)》 CAS CSCD 北大核心 2014年第1期11-16,共6页
为了克服人工检测坯布疵点过程中存在的低效率、高误检率、高漏检率等问题,设计并实现了一款能兼顾实时性和准确性要求的坯布自动检测平台.该平台包括织物传动系统、光源和成像系统、图像采集与处理系统、人机交互系统4个组成部分.在详... 为了克服人工检测坯布疵点过程中存在的低效率、高误检率、高漏检率等问题,设计并实现了一款能兼顾实时性和准确性要求的坯布自动检测平台.该平台包括织物传动系统、光源和成像系统、图像采集与处理系统、人机交互系统4个组成部分.在详细阐述了图像采集与处理系统的设计之后,结合AR谱算法对坯布自动检测平台进行了相关调试和试验验证,结果表明该平台已实现了预期的研发要求. 展开更多
关键词 机器视觉 自动验布 疵点检测 数字信号处理(DSP) 现场可编程门阵列(FPGA) digital SIGNAL processing(DSP) field-programmable gate array(FPGA)
在线阅读 下载PDF
便携式可在线编程雷达信号模拟器 被引量:1
3
作者 张騄 张兴敢 +1 位作者 柏业超 张尉 《南京大学学报(自然科学版)》 CAS CSCD 北大核心 2010年第4期359-365,共7页
随着雷达接收机系统的日益复杂,雷达信号模拟器日益成为现场测试中的必备工具.根据测试雷达的型号不同,或调试、测试的内容不同,对雷达信号模拟器提供的模拟信号也有着完全不同的要求.为了满足现场测试中,对具备多种信号输出能力的信号... 随着雷达接收机系统的日益复杂,雷达信号模拟器日益成为现场测试中的必备工具.根据测试雷达的型号不同,或调试、测试的内容不同,对雷达信号模拟器提供的模拟信号也有着完全不同的要求.为了满足现场测试中,对具备多种信号输出能力的信号模拟器的需求,本文研究设计了一套可在线编程的便携式雷达信号模拟器.该模拟器可以按照测试需求,输出典型的杂波、目标和噪声调制信号,也可以通过universal serial bus(USB)接口与personal computer(PC)机相连,通过实时在线编程,产生测试所需的信号,提高了雷达信号模拟器的实用范围,同时也提升了雷达信号模拟器的便携性.本系统通过计算机软件系统生成雷达信号仿真数据,通过USB总线交互模块实现数据在模拟器和计算机系统之间的交互,运用field-programmable gate array(FPGA)控制模块控制数据的下载,存储和输出,利用Flash实现离电信号储存,采用四片高速RAM进行信号实时输出.本文全面阐述了雷达信号模拟系统的工作原理,介绍了该系统设计方案,着重阐述了模块间的硬件接口及控制模块.该系统体积小,便于携带,改变模拟信号类型方便,具有较好的灵活性和通用性. 展开更多
关键词 field-programmable gate array(FPGA) universal SERIAL bus(USB) 雷达信号模拟
在线阅读 下载PDF
主被动均衡电池管理系统设计 被引量:5
4
作者 阮观强 曹金良 +2 位作者 符啸宇 郁长青 石雄飞 《科学技术与工程》 北大核心 2023年第34期14609-14617,共9页
为了克服新能源汽车电池组在使用过程中内部单体电池充放电速率不一致问题,提出了一种基于现场可编程门阵列(field-programmable gate array,FPGA)的主被动均衡相结合的电池管理系统。该设计通过LTC6811电池采集芯片,将电压、电流、温... 为了克服新能源汽车电池组在使用过程中内部单体电池充放电速率不一致问题,提出了一种基于现场可编程门阵列(field-programmable gate array,FPGA)的主被动均衡相结合的电池管理系统。该设计通过LTC6811电池采集芯片,将电压、电流、温度等数据传到FPGA进行容量估算。主控微控制单元(microcontroller unit,MCU)通过设置单体间荷电状态(state of charge,SOC)差值阈值,控制均衡电路中的回路开关的通断,使单体电池在不同容量差值时,进行不同的均衡策略。同时运用MATLAB/Simulink仿真软件搭建出核心主被动均衡电路模型,对电路的均衡方案进行仿真分析。仿真结果表明:通过采用主被动相结合的均衡策略,电池在充放电过程中均衡速度较单一均衡方式有明显的提升。可见通过主被动均衡结合的方式,能有效地提升电池均衡速度,改善电池使用效率。 展开更多
关键词 主被动均衡 电池管理系统 现场可编程门阵列(field-programmable gate array FPGA) LTC6811
在线阅读 下载PDF
Efficient multiuser detector based on box-constrained deregularization and its FPGA design
5
作者 Zhi Quan Jie Liu 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2012年第2期179-187,共9页
Multiuser detection can be described as a quadratic optimization problem with binary constraint. Many techniques are available to find approximate solution to this problem. These tech- niques can be characterized in t... Multiuser detection can be described as a quadratic optimization problem with binary constraint. Many techniques are available to find approximate solution to this problem. These tech- niques can be characterized in terms of complexity and detection performance. The "efficient frontier" of known techniques include the decision-feedback, branch-and-bound and probabilistic data association detectors. The presented iterative multiuser detection technique is based on joint deregularized and box-constrained so- lution to quadratic optimization with iterations similar to that used in the nonstationary Tikhonov iterated algorithm. The deregulari- zation maximizes the energy of the solution, this is opposite to the Tikhonov regularization where the energy is minimized. However, combined with box-constraints, the deregularization forces the solution to be close to the binary set. We further exploit the box- constrained dichotomous coordinate descent (DCD) algorithm and adapt it to the nonstationary iterative Tikhonov regularization to present an efficient detector. As a result, the worst-case and aver- age complexity are reduced down to K28 and K2~ floating point operation per second, respectively. The development improves the "efficient frontier" in multiuser detection, which is illustrated by simulation results. Finally, a field programmable gate array (FPGA) design of the detector is presented. The detection performance obtained from the fixed-point FPGA implementation shows a good match to the floating-point implementation. 展开更多
关键词 multiuser detection dichotomous coordinate descent (DCD) box-constrained DCD deregularization Tikhonov regular- ization low complexity field-programmable gate array (FPGA).
在线阅读 下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部