期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Optimizing Design of Breakdown Voltage to Eliminate Back Gate Bias Effect in Silicon-on-Insulator Diode Using Low Doping Buried Layer
1
作者 何志宏 廖健男 +1 位作者 简凤佐 蔡曜聪 《Chinese Physics Letters》 SCIE CAS CSCD 2009年第1期288-291,共4页
This work presents the optimal design of a silicon-on-insulator (SOI) diode structure to eliminate the back gate bias effect and to improve breakdown voltage. The SOI structure is characterized by inserting a silico... This work presents the optimal design of a silicon-on-insulator (SOI) diode structure to eliminate the back gate bias effect and to improve breakdown voltage. The SOI structure is characterized by inserting a silicon low doping buried layer (LDBL) between the silicon layer and the buried oxide layer. The LDBL thickness is a key parameter that affects the strong inversion condition of the back MOS capacitor of the new SOI diode. The optimal LDBL thickness in the SOI diode is 2.65μm.The LDBL shielding layer improved the breakdown voltage. 展开更多
关键词 field emission molybdenum dioxide enhancement factor
在线阅读 下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部